Seat	
No.	2

[5352]-564

S.E. (Computer) (I Sem.) EXAMINATION, 2018 COMPUTER ORGANIZATION AND ARCHITECTURE (2015 PATTERN)

		(2010 11111111111)	
Time	: Tw	o Hours Maximum Marks :	50
<i>N.B.</i>	(<i>i</i>)	Neat diagrams must be drawn wherever necessary.	
	(ii)	Figures to the right indicate full marks.	
	(iii)	Use of calculator is allowed.	
	(iv)	Assume suitable data, if necessary.	
Q.1	a)	List the elements of bus design. Explain any two elements of Bus Design	[6]
	b)		[6]
		Dividend=1010 Divisor=0011. OR	
Q.2	a)	Represent 1259.125 in single precision and double precision formats.	6]
-	b)		6]
Q.3	a)	What are Data transfer modes of DMA? Explain any two in detail.	[6]
	b)		6]
		i. Programmed I/O	
		ii. Interrupt driven I/O	
		OR	
Q.4	a)	List the features of thunderbolt interface. Draw and explain thunderbolt [configuration.	[6]
	b)	I. Direct addressingII. Indirect addressing	[6]
		III. Displacement addressing mode	
Q.5	a)	Draw and Explain the functional block Diagram of 8086.	7]
	b)		6]

	7		
	~	т	•
×.		н	•

		OR	
Q.6	a)	Draw and Explain Instruction cycle state diagram.	[7]
	b)	Compare Superscalar and super pipelined approaches in superscalar	[6]
	,	processor	[0]
Q.7	a)	Explain following instruction execution phases with suitable example	[7]
	/	i. Fetch the instruction	٤,٦
		ii. Fetch the operand	
		iii. Execute the instruction	
	b)	Draw and Explain Micro programmed Control Unit	[6]
	U)	OR	[Մ]
Q. 8	a)	Explain in detail following micro instruction sequencing techniques	[6]
۷. ٥	u)	i. Single Address Fields	[6]
	b)	Draw and Explain Single Bus organization of CPU	[7]
	, -,	2 with and Explain single Bus organization of Of O	[/]
	,		
		, S	
		9	
		60,00	
		$()^{Y}, \delta^{Y}$	
			20
			.?
		Draw and Explain Single Bus organization of CPU	7