[Total No. of Printed Pages—3

Seat	_	7
No.	NA.	C. !!

[5459]-184

S.E. (Computer) (I Semester) EXAMINATION, 2018 COMPUTER ORGANIZATION AND ARCHITECTURE (2015 PATTERN)

Time: Two Hours Maximum Marks: 50

- N.B. :- (i) Neat diagrams must be drawn wherever necessary.
 - (ii) Figures to the right side indicate full marks.
 - (iii) Use of calculator is allowed.
 - (iv) Assume suitable data if necessary.
- 1. (a) List the elements of Bus Design. Explain any two elements of Bus Design. [6]
 - (b) Using Booth's algorithm multiplies the following: [6]

 Multiplicand = +22

 Multiplier = -5

Or

- 2. (a) Draw and explain data flow of floating point addition. [6]
 - (b) Explain Direct cache mapping technique with its advantages and disadvantages. [6]
- 3. (a) What are data transfer modes of DMA? Explain any two in detail. [6]

P.T.O.

		.50	
	(b)	Discuss the following I/O mechanisms for transferring data w	ith
	(0)	a neat flowchart:	[6]
		E. C.	[0]
		(i) Programmed I/O	
		(ii) Interrupt driven I/O	
		O^{r}	
4.	(a)	What is Machine Instruction? Explain types of Machi	\mathbf{ne}
		Instructions.	[6]
	(b)	Explain the following addressing modes along with suital	ble
		example :	[6]
	~	(i) Direct addressing	
	Br.	(ii) Indirect addressing	
	Y	(iii) Displacement addressing mode	
		(iii) Dispracement addressing mode	
5.	(a)	Draw and explain the functional block diagram of 8086.	100
	(b)	Explain the use of the following registers of 8086 CPU:	[6]
		(i) General purpose registers	9
		(ii) Segment Register	
		Explain the use of the following registers of 8086 CPU: (i) General purpose registers (ii) Segment Register (iii) Pointer and Index register (iv) Flag Register Or	
		(iv) Flag Register	
		(iv) Flag Register	
		Or Charles and Cha	
6.	(a)	Draw and explain instruction cycle state diagram.	[7]
	(b)	Compare superscalar and superpipelined approaches in supersca	lar
		processor.	[6]
[5459]-184	2	

7.	(a)	Explain the following instruction execution phases with suitable	
		example: [7]	
		(i) Fetch the instruction	
		(ii) Fetch the operand	
		(iii) Execute the instruction	
	(<i>b</i>)	Draw and explain Microprogrammed Control Unit. [6]	
		Or 59	
8.	(a)	Explain in detail the following microinstruction sequencing	
		techniques: [6]	
	1	(i) Single Address Fields	
	18h.	(ii) Variable Address Fields	
	(<i>b</i>)	Name the different design methods for hardwired control units.	
		Explain in detail with any one design method. [7]	
			1
		C, T,	1
		A Stories and the stories and the stories are the stories and the stories are the stories and the stories are	
		182.15.21.05 ness	
		The significant of the significa	
		CR OF	
		0,07,	
		3 5 ARA TO THE PROPERTY OF THE	
[5459]-184	3	