


4-BIT BINARY FULL ADDER
(With Fast Carry)

PINOUT A




**DESCRIPTION** — The '83A high speed 4-bit binary full adders with internal carry lookahead accept two 4-bit binary words ( $A_0 - A_3$ ,  $B_0 - B_3$ ) and a Carry input ( $C_0$ ). They generate the binary Sum outputs ( $S_0 - S_3$ ) and the Carry output ( $C_4$ ) from the most significant bit. They operate with either HIGH or active LOW operands (positive or negative logic). The '283 is recommended for new designs since it features standard corner power pins.

## **ORDERING CODE:** See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	ОИТ	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ} \text{ C to } +70^{\circ} \text{ C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$	TYPE
Plastic DIP (P)	Α	7483APC, 74LS83APC		9B
Ceramic DIP (D)	Α	7483ADC, 74LS83ADC	5483ADM, 54LS83ADM	6B
Flatpak (F)	Α	7483AFC, 74LS83AFC	5483AFM, 54LS83AFM	4L

# LOGIC SYMBOL



#### INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54/74 (U.L.)</b> HIGH/LOW	<b>54/74LS (U.L.)</b> HIGH/LOW		
$A_0 - A_3$	A Operand Inputs	1.0/1.0	1.0/0.5		
$B_0 - B_3$	B Operand Inputs	1.0/1.0	1.0/0.5		
C <sub>0</sub>	Carry Input	1.0/1.0	0.5/0.25		
$S_0 - S_3$	Sum Outputs	20/10	10/5.0		
			(2.5)		
C <sub>4</sub>	Carry Output	10/5.0	10/5.0		
			(2.5)		

**FUNCTIONAL DESCRIPTION** — The '83A adds two 4-bit binary words (A and B) plus the incoming carry. The binary sum appears on the sum outputs ( $S_0 - S_3$ ) and outgoing carry ( $C_4$ ) outputs.

$$C_0 + (A_0 + B_0) + 2 (A_1 + B_1) + 4 (A_2 + B_2) + 8 (A_3 + B_3) = S_0 + 2S_1 + 4S_2 + 8S_3 + 16C_4$$
  
Where:  $(+) = plus$ 

Due to the symmetry of the binary add function the '83A can be used with either all inputs and outputs active HIGH (positive logic) or with all inputs and outputs active LOW (negative logic). Note that with active HIGH inputs, Carry In can not be left open, but must be held LOW when no carry in is intended.

Interchanging inputs of equal weight does not affect the operation, thus  $C_0$ ,  $A_0$ ,  $B_0$  can be arbitrarily assigned to pins 10, 11, 13, etc.


#### TRUTH TABLE

	INPUTS								OUTPUTS					
	C₀	A <sub>0</sub>	A <sub>1</sub>	<b>A</b> 2	Аз	B <sub>0</sub>	B <sub>1</sub>	B <sub>2</sub>	Вз	So	S <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>	C <sub>4</sub>
Logic Levels	L	L	Н	L	π	Н	L	L	Н	Н	Н	L	L	Н
Active HIGH Active LOW	0	0 1	1 0	0 1	1 0	1 0	0	0 1	1 0	1 0	1	0	0	1

(10 + 9 = 19)(carry + 5 + 6 = 12)

H = HIGH Voltage Level L = LOW Voltage Level

### **LOGIC DIAGRAM**



DC CHARACTERISTICS OVER	<b>OPERATING</b>	TEMPERATURE RANGE	(unless otherwise specified)
-------------------------	------------------	-------------------	------------------------------

SYMBOL	PARAMETER			54/74		74LS	UNITS	CONDITIONS
			Min	Max	Min	Мах	Onlis	CONDITIONS
los	Output Short Circuit	ХМ	-20	-55	-20	-100	mA	Vcc = Max
	Current at S <sub>n</sub>	хс	-18	-55	-20	-100		
ios	Output Short Circuit	ХМ	-20	-70	-20	-100		V <sub>CC</sub> = Max
	Current at C <sub>4</sub>	хс	-18	-70	-20	-100	mA	
lcc	Power Supply Current	хм		99		39	mA	V <sub>CC</sub> = Max, Inputs = Gnd ('LS83A)
		XC		110		39	шА	Inputs = 4.5 V ('83A)

# AC CHARACTERISTICS: V<sub>CC</sub> = 5.0 V, T<sub>A</sub> = 25° C (See Section 3 for waveforms and load configurations)

SYMBOL		54/74	54/74LS		CONDITIONS
	PARAMETER	$C_L = 15 \text{ pF}$ $R_L = 400 \Omega$	C <sub>L</sub> = 15 pF	UNITS	
		Min Max	Min Max		
tplH tpHL	Propagation Delay C <sub>0</sub> to S <sub>n</sub>	21 21	24 24	ns	Figs. 3-1, 3-20
tplH tpHL	Propagation Delay A <sub>n</sub> or B <sub>n</sub> to S <sub>n</sub>	24 24	24 24	ns	Figs. 3-1, 3-20
tplh tphl	Propagation Delay C <sub>0</sub> to C <sub>4</sub>	14 16	17 17	ns	Figs. 3-1, 3-5 R <sub>L</sub> = 780 Ω ('83A)
tplH tpHL	Propagation Delay A <sub>n</sub> or B <sub>n</sub> to C <sub>4</sub>	14 16	17 17	ns	Figs. 3-1, 3-5 R <sub>L</sub> = 780 Ω ('83A)