Total	No. o	of Questions—8] [Total No. of Printed Pag	es— 2			
Sea No.		[5559]-	184			
SE (Correction) (I Som) EVAMINATION 2010						
S.E. (Computer) (I Sem.) EXAMINATION, 2019						
COMPUTER ORGANIZATION AND ARCHITECTURE						
		(2015 PATTERN)				
7 53•	m (= 0			
Time	: Tw	Hours Maximum Marks	: 50			
Instructions to the candidates:						
		grams must be drawn wherever necessary. to the right side indicate full marks.				
3) 1	Use of C	Calculator is allowed.				
<i>4)</i> A	Assume	Suitable data if necessary				
Q.1	a) b)	Draw and explain flow chart of non restoring division algorithm Write short note on 1.PROM	[6] [6]			
		2.EPROM OR				
Q.2	a)	Draw and explain hardware implementation of Booth's Algorithm	(e)			
	b)	Draw and explain memory hierarchy	رِي [6] الم			
Q.3	a)	Write short note on Infini Band and Infini band Architecture	[6]			
	b)	Explain following addressing modes with one example each	[6]			
		Explain following addressing modes with one example each a. auto increment b. auto decrement c. immediate OR Draw and explain I/O channels with diagram.				
		b. auto decrement				
		c. Immediate				
		OR S				
Q.4	a)	Draw and explain I/O channels with diagram.	[6]			
	b)	What is opcode and operand? How machine instruction is represented in X8	6? [6]			
		F	P.T.O.			
		S.				

Q.5	a)	Discuss in detail 1. Instruction level and machine level parallelism 2. Instruction Issue Police	[6]
	b)	Enlist and explain Use visible registers and control and status registers OR	[7]
Q.6	a) b)	Draw and explain instruction cycle state diagram Enlist features of 8086 microprocessor.	[7] [6]
Q.7	a)	Write a Control Sequence for Conditional Branch Instruction?	[7]
	b)	Explain How to Fetching a word from Memory and how to store a Word into Memory ? OR	[6]
Q. 8	a)		[7]
	p)	Explain Vertical Microinstruction format	[6]
		Explain in detail State Table Design Method for Hardwired Control? Explain Vertical Microinstruction format A Part of the Pa	0.55.201.123
[5559)]-184		