Total No. of Questions—8]

[Total No. of Printed Pages—2

Seat	3
No.	1

[5252]-564

S.E. (Computer) (I Sem.) EXAMINATION, 2017 COMPUTER ORGANIZATION AND ARCHITECTURE (2015 PATTERN)

Time: Two Hours Maximum Marks: 50 (i)Neat diagrams must be drawn wherever necessary. *N.B.* :— Figures to the right side indicate full marks. (iii) Use of calculator is allowed. Assume suitable data if necessary. Multiply the following using Booth' algorithm. 1. (a)[6] Multiplicand = + 11Multiplier = -6Explain in brief RAID levels in detail. [6] (*b*) Explain in detail IEEE standards for representing floating point 2. (a)numbers in the following formats. (1) Single Precision (2)Double Precision [6] Explain cache updating policies in detail. (*b*) [6] What is the use of DMA? Explain cycle stealing in DMA.[6] 3. (a)

(b) What is machine instruction 2 Evaluin any three types

(b) What is machine instruction? Explain any three types of operations. [6]

Or

4. (a) Compare memory mapped I/O and I/O mapped I/O. [06] P.T.O.

((b)	each: [6]
-	()	(ii) Register Indirect
	(a)	List the features of 8086 microprocessor. [7]
((b)	Write a short note on superscalar execution and superscalar
		implementation. [6] Or
6.	(a)	Explain the instruction pipelining. [6]
((b)	Draw and explain architecture of 8086. [7]
7.	(a)	Write a control sequence for the following instruction for single
		bus organization: ADD (R3), R1 [6]
((b)	Explain in detail state table design method for hardwired control
· ·		design. [7]
		or
8. (a)	(a)	Draw and explain in detail block diagram of hardwired control
		unit. [7]
((b)	List the applications of microprogramming. [6]
[5252]-	-564	2