


Mode of data transfer.


Data transfer between the Central Computer and I/O devices may be handled in variety of modes.



There are three types of mode of data transfer.

- ① Programmed I/O
- ② Interrupt Initiated I/O
- ③ Direct memory Access.

① Programmed I/O



Programmed I/O operation are result of I/O instruction written in computer program.

- Each data transfer is initiated by an I/O instruction in the program
- Transferring data under program control requires constant monitoring of the I/O devices by the CPU.
- In programmed I/O, CPU makes a request and then CPU stays in program loop (polling) until the I/O device indicates that it is ready for data transfer.


② Interrupt Initiated I/O

- In II I/O instead of continuous monitoring of CPU, interface will be informed to issue an interrupt request signal when data are available from the device
- meanwhile, CPU, proceeds to execute another program and, interface keep monitoring the device
- When device is ready for data transfer, it generates the interrupt signal request
- once interrupt signal detected, the CPU stop ~~the~~ its current task and process the I/O data transfer and then resume back to its original task it was performing,

Direct memory Access:-

To transfer larger block of data at high speed between external devices and main memory DMA approach is used efficiently.

- DMA allows data transfer directly b/w I/O and main memory, with minimal intervention of CPU.
- DMA grant ~~CPU~~ I/O interface authority to read/write to memory without ~~cpu~~ involvement.
- DMA itself control data transfer b/w mm to I/O devices.
- CPU only involved in beginning and end of the ^{data} transfer and interrupt only after entire block has been transferred.
- CPU ask the DMA Controller to transfer data b/w a device and main memory and then CPU proceed to do other task.
- DMA Controller issues a request to the right I/O devices and manage data transfer b/w mm and device.
- when data transfer finishes DMA Controller interrupt the CPU.



DMA Control Working

- ① I/O want to transfer data with MM
- ② IO/send DMA request to DMA Controller
- ③ DMAC send BR (Bus request) to μ for the bus
- ④ DMAC wait until μ send BG signal to DMAC
- ⑤ CPU ~~not~~ provide the control of system Bus to DMAC, and place all of its data bus RD WR and A-Bus on high impedance
- ⑥ CPU allow the BG signal and ~~become~~ ~~ideal~~
- ⑦ DMAC take control of the buses to conduct direct data transfer b/w ~~from~~ I/O devices.
- ⑧ After data transfer DMAC disable BR and CPU disable BG; take control of the bus and return to its normal function.