Mark of data brons for.

MM


Data transfer between the Central. Computer and I to devices may be handeld in Vanity of modes.

There are three types of mode of data toursfer.

(1) Programmed I/O

(2) Interrupt Initrated I/O (3) Diocot memory Access.

Dragacimmod Ito




Logramed 210 aprection are sesult of 210 instruction written in computer program.

- > Each data housfor is initiated by an 1/0 instruction in the
- of the Tro dericus by the CPU.
- > In program loop (polling) until the I/o devius indicates that
  the program loop (polling) until the I/o devius indicates that
  - (2) Introupt Initiated 310
  - In III I/o intend of Continous monitoring of (PU, interface will be informed to visue an interrupt occurst signal when data are available from the device
  - -> meanwhile, CPU, proceeds to execute mother pregram and.
    Interface Keep monitoring the devices
  - -> when device is ready for data transfer. It generate the
- once Introught signal detected. The CPU stop the hailts
  Current task and process the I/o data toursfer and the
  gessume back to its original task it was performly,

## Direct mimost yeiers :-

To transfer larger black of data at figh speed between external devices and main memory DMA approch is used aftently.

- DMA allows data honefor directly blue 710 and main memory, with minimal intervention of CPU.
- DMA grant CPU-I/O tributace authority to read further to mimory without \$10 involvement
- -D. DMA otself Control data transfer blue mm to ID devis
- -> -CPU only involved in beginny and end of the transfer. and intrust only offer entire block have been hanifered.
- CPU ask the DMA Controller to transfer dala blue a devis and nam memory and then QU processed to do others
- DMA Controller visues arequest to the right To device and manage data transfer blue mm and device
- -> when dates hamfur finishes DMA Controller interrupt the



MA Control working \$ 310 want to transfer dola with MM @ To / send DMA regues to BMA Controller 3) DMAC Blue 1 BR (Burn regur) to Mo for the burn 3). Dut wait aut dib zong Bd didut to Duy B) Cpu set provid the (whole of system Buo to DMA(, and place are of its obtate on RD WR and A Bu on high upadaur 6) . COV achu the BC signed and freem Ideal ) BIMIAC take Combroll of the buses to conduct disrect data trensfer blu man 4 16 der 100.

After data transfer DMAC closable. BR and CPY dochle BCI; take Control of the base and rober the who normed function