ANALOG CIRCUITS EE301



Name: A.D.V.M.S.Nikhil

Entry Number: 2022EEB1165

Course Project

AIM:


Design of cascode amplifier and cascode current mirror in schematic and layout using LTspice or Cadence and Magic/Cadence tools in 180nm (supply 1.8V) technology and only schematic of cascode amplifier, beta multiplier and cascode current mirror in 22nm (supply 0.8V) technology node to see the effect of lowering the technology node.

LTSpice Simulations:


Simulated LTSpice schematics for beta multiplier circuit, cascode current mirror and cascode amplifier for both 180nm and 22nm technology files.

180nm Technology Simulations


The below LTSpice schematics and respective simulations are set to perform according to the given (W/L) ratios and assigned target specifications for all 3 circuits.



Beta Multiplier Circuit




Cascode Current Mirror





Cascode Amplifier Circuit

Output Simulations-




1Vout Frequency Plot






Vbias1, Vbias2, Vbias3 values

ations for designing the cascode amplifier for target specifications (180nm tech)
180 nm Technology-
As fer given data, $A_v = 20 \text{ V/V}$ and $C_L = 10\text{ F}$ Frequency of pole (let.) = 2.4 MHz
Rout = 1 = 0.663 48 x 166.
> Rout = 66314.8s
And, gn = Av 20 = 0.00030155 Pout 66314.8
Since, gm = Mn Cox (2) (Vas - Voh)
As her given values -> Mon Con = 2(175.4) = 350.8 MA/V2 May Cox = 2(35.6) = 71.2 MA/V2








}		
	Theoretical V/s Simulated	Results (180nm)
Y		Simulated Results
	Theoretical Values A golog 20 = 26.06 dB	21.89 dB
	= 80 V/V #0109 20 = 26.06 dB	
	V9B >500KHZ	15 63 · 85 MH Z
9		(0.11)
	1 30.628 MA	87.65 MA
	Proved Diccion from <5mW	921611118
	Power Dissipation <5mW {0.0551mW}	27.65 M×1.80 = 0.04777 mD
	0 0 331//100	
	U1:	al. 1.223 V
	- Ubiasp	
	Ubias 1 > 109 V	1.12
		m, 91. /
	C blus L	<i>O.91</i> √
	Ubias 3 < 6.91V	0.865

22nm Technology Simulations

The below LTSpice schematics and respective simulations are set to perform according to the given (W/L) ratios and assigned target specifications for all 3 circuits.








Output Simulations









Calculations for designing the cascode amplifier for target specifications (180nm tech)









Theoretical VIS Emulated Pesu	Hs (22nm)
Av (20 y/v) 20/09/20 = 26.06 d B	Simulated Results
U98 >300kHz	\$75MHz
Power Dissipation <5 mW 10.03=	39.95 MA
Ubrasp -	248.48mV
9 bias 2	243.08mV 274.5 mV
. U 6 ia 3 ≤ 0 · 7 √	604.538mV

MAGIC LAYOUTS



Current Mirror Circuit Layout



Cascode Amplifier Circuit

Comparison between 180nm and 22nm Technology:

- **Compact Design**: The smaller size of 22nm transistors (roughly 8 times smaller than 180nm transistors) allows for more components on a chip, improving overall performance and efficiency.
- Manufacturing Complexity: With the smaller size of 22nm transistors, layouts are more challenging to design, which may result in higher manufacturing costs.
- Power Efficiency: 22nm technology requires lower bias voltages and currents, leading to lower power consumption compared to 180nm technology. This makes it a more energy-efficient option for applications requiring low power usage.
- Heat Dissipation: Due to reduced power consumption, 22nm technology can contribute to lower heat generation, which helps in maintaining device longevity and performance stability.
- Higher Frequency Response: 22nm technology provides a higher Unity Gain Bandwidth, resulting in a higher cut-off frequency. This allows devices to operate at higher speeds and with improved frequency performance.
- **Potential for Increased Density**: 22nm technology can lead to higher density of transistors on a chip, allowing for more functionality and complex designs in a smaller physical space.

Conclusion:

We simulated various components (Beta Multiplier, Cascode Current Mirror, and Cascode Amplifier) on both 180nm and 22nm technology using LTSpice. The simulation results are same as theoretical values and met performance requirements. Additionally, we designed layouts for Cascode Current Mirror and Cascode Amplifier using Magic software for the 180nm technology. This allowed us to compare 180nm and 22nm technology based on LTSpice simulations and layout design in Magic.