**Open Cores Verilog SPI code reference**

https://opencores.org/projects/spi\_verilog\_master\_slave

[spi\_code\_reference](https://opencores.org/projects/spi_verilog_master_slave)