

Course Name: Digital System Design

Course Number and Section: 14:332:437:02

Experiment: Lab 7

Lab Instructor: Zhenghao Li

Date Performed: 10/29/24

Date Submitted: 11/12/24

Submitted by: Nikhil Chandra Donepudi Venkata Sambasiva

Prelab

Data Memory

```
□module data_memory(
 2
         input logic clk, rst,
 3
         input logic [31:0] A,
                                   //address
         input logic [31:0] WD, //input data
 4
         input logic WE, output logic [31:0] RD,
 5
                                   // write enable
 6
 7
         output logic [31:0] prode // check data in data_memory
 8
 9
10
         logic [31:0] mem_array [255:0];
11
         assign RD = mem_array[A[7:0]];
12
         assign prode = RD; |
13
         always_ff @(posedge clk or negedge rst)
14
15
         begin
    16
            if (!rst) begin
    for (int i = 0; i < 256; i++) begin mem_array[i] <= i;
17
    18
19
                end
20
            end
21
            else begin
    22
    if (WE) begin
23
                      mem\_array[A[7:0]] \leftarrow WD;
                   end
24
25
            end
26
         end
27
28
      endmodule
```

MUX ALUSrc

MUX_RegDst

MUX_MemtoReg

```
□module MUX_MemtoReg(
 2
        input logic MemtoReg,
        input logic[31:0] ALUResult,
 3
        input logic[31:0] RD, //from data memory
 4
        output logic[31:0] MemtoReg_out
 5
6
 7
8
        assign MemtoReg_out = MemtoReg ? RD : ALUResult;
9
     endmodule
10
```

SignExtend

Top

```
⊟module top(
  1
2
3
                       input logic clk, rst,
input logic[1:0] sw, //address for instruction memory
output logic[31:0] ALUResult, //output for pre-lab simulation
output logic[31:0] RD1, RD2, //output for pre-lab simulation
output logic[31:0] prode_register_file, //output for pre-lab simulation
output logic[6:0] display_led //output for in-lab
   4
5
   6
7
8
9
             );
              logic[31:0] inst_0 = 32'b0;
logic[31:0] inst_1 = 32'b010101_00000_00001_0000_0000_0101; // LW instruction
logic[31:0] inst_2 = 32'b010100_00000_00110_0000_0000_0010; // SW instruction
logic[31:0] inst_ex;
 10
 11
 12
13
14
              assign inst_ex = (sw==1)? inst_1:(sw==2)? inst_2: inst_0;
15
              // Intermediate signals for connections logic [4:0] regDst_out; logic [31:0] signalmm, memData, ALU_in2, MemtoReg_out;
16
 17
18
19
              logic MemtoReg, ALUSrc, WE;
20
21
22
              assign ALUSrc = <mark>1</mark>;
              assign RegDst = 0;
23
24
25
26
             assign Kegbst = 0,

assign MemToReg = (inst_ex[31:26] == 6'b010101);

assign WE3 = (inst_ex[31:26] == 6'b010101);

assign WE = (inst_ex[31:26] == 6'b010100); // store


assign ALUControl = 3'b010; // sample control signal for ALU
 27
28
29
         ⊟register_file r_f(
| .clk(clk),
| .rst(rst),
 30
31
32
33
                       .rst(rst),
.A1(inst_ex[25:21]), // rs
.A2(inst_ex[20:16]), // rt
.A3(regDst_out), // rd or rt based on RegDst
.WD3(MemtoReg_out), // Data to write back to register file
.WE3(WE),
.RD1(RD1),
RD2(RD2)
 34
35
 36
 37
                        .RD2(RD2),
 38
                        .prode(prode_register_file)
 39
             );
```

```
41
     // Data Memory Instantiation
    ⊟data_memory dm(
42
          .clk(clk),
43
          .rst(rst),
44
          .A(ALUResult),
45
46
          .WD(RD2),
47
          .WE(WE),
          .RD(memData),
48
49
          .prode()
50
51
52
    ⊟ALU t1(
53
          .SrcA(RD1),
54
          .SrcB(ALU_in2),
55
          .ALUControl(inst_ex[29:27]),
56
          .ALUResult(ALUResult)
     );
57
58
59
      // MUX for MemtoReg
60


□MUX_MemtoReg mux_memtoreg(
          .MemtoReg(inst_ex[31]),
61
62
          .ALUResult(ALUResult),
63
          .RD(memData),
          .MemtoReg_out(MemtoReg_out)
64
65
     );
66
67
     // MUX for ALUSrc
68
    ⊟MUX_ALUSrc mux_alusrc(
69
          .fromReg(RD2),
          .fromImm(signImm),
70
          .ALUSrc(inst_ex[28]),
71
72
          .ALUSrc_out(ALU_in2)
     );
73
74
75
     // MUX for RegDst
76
    ⊟MUX_RegDst mux_regdst(
          .RT(inst_ex[20:16]),
77
78
          .RD(inst_ex[15:11]),
79
          .RegDes(inst_ex[26]),
80
          .RegDes_out(regDst_out)
     );
81
82
```

```
// Sign Extend Module
83
    □SignExtend sign_ext(
84
          .imm(inst_ex[15:0]),
85
86
          .signImm(signImm)
87
88
89
    ⊟display t2(
          .data_in(ALUResult),
90
91
          .segments(display_led)
     );
92
93
     endmodule
94
```

Waveform




PreLab values



Board number: 514

SW - register file[4] to data memory[2]



LW - register_file[5] \rightarrow data_memory[1]



Pin assignment:

