

Course Name: Digital System Design

Course Number and Section: 14:332:437:02

Experiment: Lab 6

Lab Instructor: Zhenghao Li

Date Performed: 10/29/24

Date Submitted: 11/12/24

Submitted by: Nikhil Chandra Donepudi Venkata Sambasiva

Prelab

Register file SysV Code

```
[module register_file (
    input logic clk, rst,
    input logic [4:0] A1, A2, A3, //A1=rs, A2=rt ,A3=rd
   input logic [31:0] WD3, //data from data memory input logic WE3, //write enable
                                  //output port one for register file
//output port two for register file
   output logic [31:0] RD1,
   output logic [31:0] RD2,
   output logic [31:0] prode
                                 //prode to check the result in the register file
);
   logic [31:0] regs [31:0];
   assign RD1 = regs[A1];
   assign RD2 = regs[A2];
   assign prode = regs[1];
   always_ff @(posedge clk or negedge rst)
   begin
       if (!
       rst) begin
          for (int i = 0; i < 32; i++) begin
             regs [i] <= i;
          end
       end
       else begin
         if (WE3) begin
                regs[A3] <= WD3;
             end
       end
   end
endmodule
```

ALU file SysV Code

```
⊟module ALU(
 2
          input logic[31:0] SrcA, SrcB,
 3
          input logic[2:0] ALUControl,
output logic[31:0] ALUResult);
 4
 5
 6
    always_comb begin
 7
                case (ALUControl)
    8
                     3'b010: ALUResult = SrcA + SrcB;
                    3'b110: ALUResult = SrcA - SrcB;
 9
10
                    default: ALUResult = 32'b0;
11
                endcase
12
           end
13
      endmodule
```


Waveform

| | Name | Value at 0 ps | 0 ps | 160.0 ns | 320 <u>.</u> 0 ns | 480 _. 0 ns | 640.0 ns | 800.0 ns | 960.0 ns. |
|------------|----------|------------------|----------|----------|-------------------|-----------------------|----------|----------|-------------|
| in_ | clk | В 0 | תתתתתתות | | | | | | nondonindri |
| in_ | rst | B 1 | | | | | | ПШПППП | |
| i⊫ | ⊟ sw | B 00 | | 00 | (10) | 00 | (01) | 00 | |
| in_ | sw | B 0 | | | MLLLL | | | | |
| in_ | sw | B 0 | | | | | | | |
| *** | ⊕ ALUR | U 0 | | 0 | (2) | 0 | X9X | 0 | |
| eus es | ⊕ prode | U 1 | | 1 | 2 | X 1 | 9 | 1 | |
| eus E | ⊕ displa | U 121 | | 121 | 36 | 121 | 16 | 12 | 1 |
| *** | ⊕ RD1 | U 0 | | 0 | 10 | 0 | X5X | 0 | |
| eut | RD2 | U 0 | | 0 | (8) | 0 | X4X | 0 | |

Pin assignment

| | tatı | From | То | Assignment Name | Value | Enabled | Entity | Comment | Tag |
|----|----------|-------------------|-------------------|-------------------|----------|---------|--------|---------|-----|
| 1 | / | | dispd[0] | Location | PIN_G18 | Yes | | | |
| 2 | ✓ | | dispd[1] | Location | PIN_F22 | Yes | | | |
| 3 | ✓ | | dispd[2] | Location | PIN_E17 | Yes | | | |
| 4 | ~ | | dispd[3] | Location | PIN_L26 | Yes | | | |
| 5 | ✓ | | dispd[4] | Location | PIN_L25 | Yes | | | |
| 6 | ✓ | | dispd[5] | Location | PIN_J22 | Yes | | | |
| 7 | ✓ | | dispd[6] | Location | PIN_H22 | Yes | | | |
| 8 | ✓ | | ⋄ clk | Location | PIN_Y2 | Yes | | | |
| 9 | ✓ | | ◆ rst | Location | PIN_AB28 | Yes | | | |
| 10 | ✓ | | sw[0] | Location | PIN_AC28 | Yes | | | |
| 11 | V | | sw[1] | Location | PIN_AC27 | Yes | | | |
| 12 | | < <new>></new> | < <new>></new> | < <new>></new> | | | | | |

Reset







I worked on this lab for 6 hours.