

Day 1

Universal Verification Methodology

Intro

- Job of verification engineers
 - Reduce risk
 - Test chips before fab
 - Highest risk activity = debugging hardware
- How does UVM help
 - Create testbenches quick - architecture is provided by UVM code
- Agenda
 - SysVerilog for VHDL engineers
 - Object oriented programming
 - SysVerilog interfaces
 - Packages, includes, macros
 - UVM test objects
 - UVM environments
 - Transaction level testing
 - The analysis layer
 - UVM reporting
 - Functional coverage with covergroups
 - Introduction to sequences

SysVerilog for VHDL engineers

- Why SysVerilog
 - Test benches
 - OOP
 - Functional coverage
 - Randomization
 - Methodology libraries
 - RTL
 - Multithreaded
 - Hardware data types
 - Netlisting
- Diff in philosophy
 - VHDL - Contract
 - All terms defined
 - Many sections
 - Long, avoids ambiguity

- SysVerilog
 - Assumes common language
 - Paragraphs not sections
 - Short, quickly written
- Gotta know what's happening in the simulator for SysV
- SysV is case sensitive!
- Multithreaded behavior
 - process in VHDL is initial or always
 - Initial block runs once and disappears
 - Always runs infinitely
- Delays
 - wait(expr);
 - #100ns;
 - @signal;
 - All valid ways to implement waits
- Waiting on an edge
 - @(posedge sig)
 - @(negedge sig)
- SysV data values
 - 4-state values built into language (no libraries)
 - 1
 - 0
 - X
 - Z

	0	1	X	Z
0	0	X	X	0
1	X	1	X	1
X	X	X	X	X
Z	0	1	X	Z

Conflict Resolution Table

- Constants are not strings
 - Syntax for variables
 - <width>'<radix><numerals>
- Four State Types - hold 0, 1, X, Z
 - logic
 - reg (same as logic)
 - integer (32-bit)
 - time (64-bit)
 - **Unsigned by default**
- Two State Types - hold 0, 1
 - int (32-bit)

- shortint (16-bit)
- longint (64-bit)
- byte (8-bit)
- bit (1 bit)
- **Signed by default**
- SysV converts between types automatically
 - When going from 4-state to 2-state types
 - $X, Z \rightarrow 0$
 - 2-state to 4-state, 0, 1 are defined for both types
- Declaring registers and memories
 - logic [3:0] halfbyte;
 - logic [1:8] reversbits_mem[7:0];
 - Array
- Assigning diff widths
 - Truncation
 - 101011001010 \rightarrow 11001010 (cut off the bits that were too big)
 - Signed extension
 - 11001010 \rightarrow 111111001010 (signed bit was extended to target size)
 - Unsigned extension
 - 11001010 \rightarrow 000011001010 (0s were added to the front)
- Concurrent assignment
 - VHDL
 - signal <= equation;
 - Verilog
 - assign signal = equation;
- Blocking and non-blocking assignment
 - = operator for blocking
 - <= operator for non-blocking
- Instantiation

```

multadd_sv U_0(
    .a      (a),
    .b      (b),
    .c      (c),
    .d      (d),
    .clk     (clk),
    .rst_n   (rst_n),
    .mulsum  (mulsum)
);

multadd_sv_tester U_1(
    .a      (a),
    .b      (b),
    .c      (c),
    .d      (d),
    .clk     (clk),
    .rst_n   (rst_n),
    .mulsum  (mulsum)
);

```

- SystemVerilog Instantiation Shortcuts:

- Assuming the signals at the top level have the same names as the ports in the instantiated module:
 - <portname> matches the top level signal to the port of the same name.
 - * matches all top level signals to ports of the same name

```

1034 logic[7:0] a, b, c, d;
1035 logic [16:0] vhdl_out, sv_out, predicted;
1036 bit clk, rst_n;
1037
1038 multadd_vhdl VHDL_DUT(*, .mulsum(vhdl_out));
1039 multadd_sv SV_DUT(*, .mulsum(sv_out));
1040
1041 initial begin
1042     $monitor("%t: a: %h b: %h c: %h d: %h predicted: %h vhdl_out: %h sv_out: %h",
1043             $time, a, b, c, d, predicted, vhdl_out, sv_out);
1044     clk = 0;
1045     rst_n = 0;
1046     @(posedge clk);
1047     @(negedge clk);
1048     rst_n = 1;
1049 end
1050
1051 always #10ns clk = ~clk;
1052
1053 initial begin
1054     @(negedge clk);
1055     @(negedge clk);
1056     repeat (10) begin
1057         @(negedge clk);
1058         a = $random;
1059         b = $random;
1060         c = $random;
1061         d = $random;
1062         predicted = a*b + c*d;
1063         @(posedge clk);
1064         #1ns;
1065         assert((vhdl_out == predicted) && (sv_out == predicted));
1066     end
1067     $stop;
1068 end
1069
1070 endmodule

```

Testbench Example