

Transparent Dlatch




(as Qt is Next state) Interns of Q and a is available from the (1) theptopoutput the circuit diagram (mplementation of a from the transparent D latch previous page It can have be positive/ or regative transperent lake Q = Next State


Q = Courrent State



Design of a Code Conveyler: Excess 3 BCDW Excess 3 0011 SO SI 52 . ... S<sub>X</sub> . Sagrantial Sagrantial 2. State Graph 100 + State Table. 3 State Assignment V 4) State Egnations (K-maps) 00



if there is no carry from first addition (31) State S1. then X=0 gives Z=0+1+0=1movery
(S X=1 gres 2= 1+1+0= carryState
carry 1444 (S4) of there is a carry state from first addition (State 52) (SI) then X=0 gives Z=0+1+1=0 Carmy 4 X=1 gries 2=1+1+1 = 1 and cary 54



te Stelle Table; from State dragram/Graph New State Each. X=1 Fhpfhopp Register 50 22 51 Can save *S*4 25tale 53 52 **S**5 53 SS 56 50 of we use one-not approved.

State Graph -> State Encoding or State Assignment. = 000)

50 = 000 51 = 001

S6 410 Burary Dssignment