

And OR
SOP }
POS }
OR-AND

Chapter 3:

Programmable Logic Devices:

Programmable logic

Factory Programmable

Field Programmable

(Programmable by the designer again & again)

ROM

MPGA
Mask Programmable
Gate Array

SPLD
Simple Prog.
Logic Device

CPLD
Complex
PLD

FPGA
(Field Prog. Gate Array)

One time programmable

- (few 100 gates)
- Times - Low

few 1000 gates
Predictable/medium

1000 - 5 million gates
10-100 million gates
Unpredictable

PROM
Prog. ROM
(EEPROM)

PLA
Prog Logic
Array

PAL
Programmable
Array Logic


GAL
Generic
Array Logic

Xilinx.
Altera

AND-OR plane
PLA
Both AND & OR plane
are programmable

AND-OR
OR-array is fixed.
AND-array is programmable

Simple Prog. Logic Device:
4 bits



A ROM which has n input lines and m output lines contains an array of 2^n words and each word is m bits long.

Inputs: A B C Output: f_0, f_1, f_2, f_3

A	B	C	f_0	f_1	f_2	f_3
0	0	0	1	0	1	0
0	0	1	1	0	1	0
0	1	0	0	0	0	1
0	1	1	0	0	1	0
1	0	0	0	1	1	1
1	0	1	1	0	0	0
1	1	0	1	0	0	1
1	1	1	1	1	1	1

4 lines. (2) 8 entries

3 inputs 4 output bits

i/p
010 → ? 0001
110 → ? 1001

- 1. Inputs \rightarrow mapped to o/p
- 2 ways to erase our i/p & o/p (Electrical means) EEPROMs.

Expressed as $2^n \times m$ ROM
 m functions of n variables.


32 words \times 4 bits \rightarrow 2^n rows & m columns
 512K words \times 8 bits \rightarrow $n = \text{inputs}$, $m = \text{Outputs}$
 3 i/p = 8 rows.

Add there
 but vector
 \times A_1, A_0
 \times B_1, B_0
 Carry Sum, S_{mo}

Inputs				Carry	S ₁	S ₀	
A ₁	A ₀	B ₁	B ₀	X	Y	Z	
0	0	0	0	0	0	0	0
0	0	0	1	0	0	1	1
0	0	1	0	0	1	0	2
0	0	1	1	0	1	1	3
0	1	0	0	0	0	1	4
0	1	0	1	0	0	0	5
0	1	1	0	0	1	0	6
0	1	1	1	0	1	1	7
1	0	0	0	1	0	0	8
1	0	0	1	1	0	1	9
1	0	1	0	1	1	0	10
1	0	1	1	1	1	1	11
1	1	0	0	1	1	0	12
1	1	0	1	1	1	1	13
1	1	1	0	1	0	0	14
1	1	1	1	1	0	1	15

A₁ A₀ 00
 + B₁ B₀ + 00

 S₂ S₁ S₀



(You can say that this is an address 2bit address)

Interesting - You can implement any (most) logic functions using ROMs.