
Figure 6-1 Layout of Part of a Programmable Logic Cell Array



FPGA

Xidax, Altera, Lalkice, Acted, Quich bync, Atmel.

— Matrix based

— Row based

— therarchical PLD based

— Sea of Gates. State of the ART

SRAM ISRAM

SRAM ISRAM

SRAM is used in CLBs (Configurable Logic blocks) interconnection and if SRAM = 1 then routing in CLBs is on and if SRAM=0 then routing is not established.

FPGA:

Xint Xihix, Altera, Lalkice, Acted, Quich logic, Atmel.

— Matrix based

— Row based

— therarchical PLD based

— Sea of Gates.) State of the ART

SRAM SRAM

SRAM

SRAM

SRAM

A


B


Rowlingwise — If the separas 1

Paus Transistor Connection.

Span

Sp





Basically there two types of operation:

1)write

2)read

For Write Operation: Ward line is set, then load the value on the bit line For Read Operation: Precharge the bitline and bitline_bar, then set the ward line high and then contents(state) will apper on bitline


19-12-2020

EL Notes (After Midsen)

- FPGA C Feild Programmable Gate Arrays) 3 major programmable elements in FPGA:
 (1) Logic block (2) Interconnect (3) i/p-o/p block
- => 4 different architecture of FPGA:
 - (1) Matrix-based (symmetrical array) architectures:
 - · These architecture typically contains 8x8 arrays in the smaller chips & 100×100 or larger arrays in the bigger chips
 - · routing in this architecture is often called 2D channel routing.
 - (2) Kow based architecture:
 - · routing in this architecture is often called 10 channel routing
 - (3) Hierarchical Architecture:
 - · These FPGAs containt clusters of logic blocks with localized resources for interconnection. The global interconnection network is used for the interconnections between the clusters of logic blocks in these FPGAS. (4) Sea - of Gates Architecture:
 - · These FPGA consists of a large # gates and then there is interconnect superimposed on the see of gates.
- => 3 Programming Technologies of FPGA:


 (1.) Static RAM (SRAM)

 - (2) EPROM / EEPROM / flash / Programming Technology
 - (3) Antifuse
 - Journded by Xilinx, Altera I founded by Actel , quicklogic



(2		-
(2	1	
-		P3
	1	-

2					19			
	SRAM	CAMO	N. M.	Ant	i-fuse.	1		
	(i) using extra space (i) using less area than							
	SRAM i) using extra space (ii) using less area than sRAM (ii) not violating the rule of FPGA that is device							
	V							
	(III) tigh speed							
	(111) High delay							
0	NO DESTRUCTION	The state of the s	The state of the s	No. of the last of	Capacitance			
Programm	ing Volatility	trogram-	Area	Resistance	Ai			
Tech	1 1 121	mability	Hiduso 21	Et M	ava .			
SRAM	11 11 11 11	in alt	Lou ae	Medium	and high			
		reprogrammable	S A LIST LAND OF THE PERSON OF	40 rogr				
(I)	a cilled	me 15 the	y appropriate	High	Take a second			
EEPROM	Non-volatile	N.	to high	A January	asil (b)			
21-5	i bloke	d jo noti	uls tausine	FRUITS	68301 13			
	0 1 1	1 - 1 - 1+	(mall	. 4. 12. 12.	sil acti			
enci								
	HING DAINI	N. N. S.O. D.	4 . I . L . L	Small	small			
Antifuse		Not	As start	4-097	and it e			
	1 1582 251	reprogrammat	May Ton	nousial si	prodit			
11 1 (PIB) =								
	Configurable logic block (CLB) =							
	Configurable logic block CCLD							
	Logic Array Blacks (LABs)							
		okup table	A LANGE	in the Arie	Lakeral S			







Figure 6-2 Configuration Memory Cell



DI DATA IN -0 MUX D Q LEG\ RD QX QX M M VARIABLES D COMBINATORIAL FUNCTION М **CLB OUTPUTS** G G QY Y QY 0 MUX 1 ENABLE CLOCK __EC RD 1 (ENABLE) -M CLOCK K DIRECT RD RESET 0 (INHIBIT)

Figure 6-3 Xilinx 3000 Series Logic Cell