





Sequential Circuit Timing:




Timing parameters of the combinational logic:



t_{cd} = Contamination delay:
Time or delay indicates the amount of time needed for a change in a logic input to result in an initial change at an output.. That means $t_{cd} < t_{pd}$

Combinational logic delays \rightarrow always additive




$$\begin{aligned}
 X-W &= \cancel{3ns} + t_{pd \text{ of } X} + t_{pd \text{ of } W} \\
 &= 3ns + 2ns = 5ns \\
 t_{cd} &= 2 + 1 = 3ns \\
 Y-W &= t_{pd \text{ of } Y} + t_{pd \text{ of } W} \\
 &= 2ns + 2ns = 4ns \\
 &= 1 + 1 = 2ns
 \end{aligned}$$

Sequential Circuit:

Propagation delay: - t_{clk-Q}



Time or value indicates the time needed for a change in the FF $clk^{(clk)}$ input (rising or falling edge) to result in a permanent change in the FF output (Q)



Contamination delay: - Value indicates the amount of time needed for a change in the FF clk input to result in the initial change at the FF output Q.


Setup time: - value ~~time~~ indicates the amount of time before the clock edge that data input D must be "STABLE".

t_{su}
time set up

Hold time: - value indicates the amount of time after the clock edge the data input D must be stable.

t_h
time hold

Determining maximum clock frequency:





1. For FF₁ at \uparrow clk a valid output appears at A after t_{clk-Q} (10ns)
(For inw)
2. A valid output appears at B after $t_{pd} = 5ns$
3. Signal B is clocked on the \uparrow clk.

Condn: Signal must arrive at least $t_{su} = 2ns$ before the \uparrow clk.

What is the max. clk period T_{min} for the clk:

$$T_{min} = t_{clk-Q}(1) + t_{pd}(inw) + t_{su}(2) = 10 + 5 + 2ns = 17ns.$$

Not exactly to the scale



$$\begin{aligned} T_{FF1-FF2} &= t_{clk-Q}(FF1) + t_{su}(FF2) = 10 + 2 = 12ns \\ &= t_{clk-Q}(FF1) + t_{pd}(inw) + t_{su}(FF2) \\ &= 10 + 5 + 2 = 17ns. \end{aligned}$$

$$10 + 5 + 2 = 17ns.$$