

ARM Cortex-M0+ Core Technical Introduction

hitex: ARM – The New Standard Across The Board?






Confidential and Proprietary

Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, I he Energy Efficient Solitions logo, mobileGT, PowerQUICC, QorlQ, StarCore and Symphony are trademarks of Freescale Semiconductor, Inc., Rep. U.S. Pal. & Tm. Off. Beekfil, BeeSlack, ColdFire+, CoreNet, Flexis, Kinetis, MXC, Platform in a Package, Processor Expert, QorlQ Converge, Qorivva, QUICC Engine, SMARTIMOS, TurboLink, VortiQa and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2011 Freescale Semiconductor, Inc.

Mark Dunnett
Senior Field Applications Engineer



The ARM Cortex-M0+ core: a technical introduction


ARM continue to invest in cost-effective cores suited to the low-end microcontroller space. In this technical presentation, Mark will introduce the differences between the well-known CortexTM M3/M4 cores, and the recently-announced M0+ core suited to 8-bit replacement. The ARM Cortex-M0+ core offers improved performance, energy efficiency and ease-of-use in comparison to the Cortex-M0, but retains full compatibility with all other Cortex-M class cores enabling reuse of existing compiler and debug tools. The material will cover improvements in the GPIO handling capability, increases in performance over the existing M0 core, and the sophisticated Micro Trace Buffer trace capability. All this is achieved whilst extending ARM's industry leading low power performance with a quoted dynamic power of 11uW/MHz.







Cortex-M Processor Series



Semiconductor vendor MCU announcement dates



Confidential and Proprietary

Cortex-M Processor Series: compared

ARM Cortex-M	SysTick	Bit Banding	MPU	Pipeline
MO	Optional	No	No	3
M0+	Yes	No	Optional	2
M3	Yes	Optional	Optional	3
M4	Yes	Optional*	Optional*	3

ARM Cortex-M	Thumb	Thumb 2	Mul (Cycle)	Div	Sat.	DSP	FPU
MO	Most	Subset	1/32	No	No	No	No
M0+	Most	Subset	1*/32	No	No	No	No
M3	All	All	1	Yes	Yes	No	No
M4	All	All	1	Yes	Yes	Yes	Optional*

*Semiconductor vendor Freescale: Yes






Cortex-M Processor Series: compared

Cortex-M0+

- 56 Instructions
- Mostly 16-bit
- Operate on 32-bit registers
- Optional fast MUL (32x32 in 1 cycle)





Cortex-M0+ The solution for entry-level 32-bit



EASE OF USE ENERGY EFFICIENCY LOW COST

PERFORMANCE ECOSYSTEM SCALABILITY



Simple Set of Program Registers

• All registers are 32-bit wide

13 general purpose registers

Compared with 8-bit:

- Less stacking
- Faster function calls
- Globals optimisation

Only 3 special registers

Program Status Register

r0
r1
r2
r3
r4
r5
r6
r7
r8
r9
r10
r11
r12
r13 (SP)
r14 (LR)
r15 (PC)



A

0

PSR


Straightforward Memory Map

E A S E

O F

> U S


- 4GB linear memory
- No paging/banking
- All locations always accessible by the SW



- Standard across all Cortex-M implementations
- Cortex-M0+ offers an optional MPU



Straightforward Memory Map





32-bit?? What about code density??

- E A S E
- O F
- U S


- 32-bit data
- 16-bit *instructions*
- Example MOV
- HCS08 Architecture (3)

Source	Addr.	Mach	HCS08			
Form	Mode	Opcode	Operand(s)		Cycles	
MOV opr8a,opr8a	DIR/DIR	4E	dd	dd	5	

• Cortex-M0+ (2)

MOV < c > < Rd > , < Rm >

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	1	0	D		Rm				Rd	




Size optimized solution

L O W C O S T

 Best in class code density, reducing flash size needed

Smaller flash size:

- Optimized cost
- Lower MCU power consumption



CoreMark code compiled optimized for size
A, B, C & D - low power MCU from global vendors
Smaller number is better






U

Embedded Systems are all about Interrupts

- Nested Vectored Interrupt Controller (NVIC)
 - Interrupt prioritisation (4*)
 - Interrupt masking
 - Nested interrupt handling

Interrupt handlers in C



- Processor handles stacking
 - r0-r3, r12 Registers
 - Program Counter, Link-Register and PSR

Interrupt Service Routine starts after 15/16 cycles
Optimizations: tail-chaining & late arrival


*Semiconductor vendor Freescale



Easy and fast I/O control

I/O Port

- 32-bit wide
- Single cycle access
- Best suited for accessing
 - GPIO
 - Peripheral registers
- Optional Feature



Advantages for the application

- Higher GPIO toggling frequency
- Bit-bang the I/O as on a 8-bit!
- Save precious cycles, e.g. set faster peripherals for low-power
- "Harvard-like": access GPIO while processor fetches next instruction



RAM


CoreSight™ Micro Trace Buffer (MTB)

How to bring Trace capability to low-end devices??

Cortex-M3 / ETM Debug Interface 20-pin Connector VTref 1 2 SDWIO / TMS GND 4 SWDCLK / TCK GND 5 6 SWO/EXTa/TRACECTL / TDO 8 NC/EXTb / TDI GNDDetect 9 GND/TgtPwr+Cap 11 12 TRACECLK GND/TgtPwr+Cap 13 14 TRACEDATA[0] GND 15 16 TRACEDATA[1] GND 17 18 TRACEDATA[2] 20 TRACEDATA(3) **GND 19**

5-pin synchronous mode





QFN24 (4x4mm)*



2-pin Serial Wire Debug (SWD)

- SWD CLK (available on JTAG CLK pin)
- SWD DIO (available on JTAG MS pin)

-2-pin cJTAG

- JTAG CLK
- JTAG MS

*Semiconductor vendor Freescale








CoreSight™ Micro Trace Buffer (MTB)

- Only 1.5kGate additional
- Trace stored in RAM (non intrusive)
- Read over Serial Wire Debug* (CPU stopped)






Bring fast debug advantages of trace to low-end devices

*Semiconductor vendor Freescale




Dynamic Power Consumption





How?? By Cortex-M0+ design

2-stage pipeline von Neumann processor (1st time!)



- Chasing the last µA
 - Extensive gating of the processor
 - Minimizing flash accesses
- Save precious run cycles
 - Faster interrupt entry, faster Branch
 - Faster GPIO & peripheral access








How? Higher efficiency on branch

 In pipelined processors, subsequent instructions are fetched while executing current instructions



- In 2-stage pipeline:
 - Branch shadow is reduced and energy is saved!
 - Branch turn-around is 1 cycle faster!

Confidential and Proprietary



R


G

All other product or service names are the property of their respective owners. © 2011 Freescale Semiconductor, Inc.

Dynamic consumption at 8-/16-bit level

Enabling to design state-of-the art MCUs

- Competitive ultra-low-power: ≥ 90µA/MHz to supply memory and system
- Quantum leap in performance: at least 2x more performance



Cortex-M0+: 1.8V, 25C, std configuration, TSMC180ULL, running CoreMark A, B, C & D: current generation of low-power Flash MCUs, running from Flash in most favourable conditions, ~1.8-2.2V, values from Datasheet/public numbers



Kinetis MCUs with Cortex-M0+

Kinetis X Series 512K SRAM, 4MB Flash

