

Fig. 10-2 Testing an AND-OR Network / Table 10-1 Test Vectors for Fig. 10-2






Figure 10-3 Fault Detection Using Path Sensitization





Select an untested family (Sag, sal)+

a Aber to Deservine Aber 1/pso additional families that are known.

o Repeat.

Teps for testing:

Т

Figure 10-4 Example Network for Stuck-at Fault Testing




Table 10-2 Tests for Stuck-at Faults in Figure 10-4

0-				Normal Gate Inputs							Inp	outs	<u>[</u>			
Α	В	С	D	а	b	р	С	q	r	d	s	t	u	٧	W	Faults Tested
																a1 p1 c1 v1 f1
1	1	0	1	1	1	1	0	0	1	1	1	0	1	1	1	a0 b0 p0 q1 r0 d0 u0 v0 w0 f0
1	0	1	1	1	0	0	1	1	0	1	0	1	0	1	1	b1 c0 s1 t0 v0 w0 f0
1	1	0	0	1	1	1	0	0	1	0	1	0	0	1	0	a0 b0 d1 s0 t1 u1 w1 f1
1	1	1	1	1	1	1	1	1	0	1	1	0	0	1	0	a0 b0 q0 r1 s0 t1 u1 w1 f1

+

Figure 10-5 Sequential and Iterative Networks




Figure 10-6 State Graph for Test Example




Table 10-3 State Table for Figure 10-6

Q1Q2	State	Next S	tate	Output		
N. THE CO.		X=0	1	X=0	1	
00	S0	S0	S1	0	0	
10	S1	S0	S2	1	1	
01	S2	S3	S 3	1	1	
11	S3	S2	S0	1	0	

Input	Output	Transition Verified			
R 0 1 1	001	(S0 to S0)			
R111	011	(S0 to S1)			
R1011	0101	(S1to S0)			
R1111	0110	(S1 to S2)			
R11011	01100	(S2 to S3)			
R11111	01100	(S2 to S3)			
R110011	011110	(S3 to S2)			
R110111	011010	(S3 to S0)			