


Determining clock frequency of a sequential circuit



$$T_{AB} = t_{clk-q}(A) + t_{sh}(B) = 9 + 2 = 11 \text{ ns}$$

$$T_{AC} = t_{clk-q}(A) + t_{pd}(cc) + t_{su}(C) = 9 + 4 + 2 = 15 \text{ ns}$$

$$T_{BC} = t_{clk-q}(B) + t_{pd}(cc) + t_{su}(C) = 10 + 4 + 2 = 16 \text{ ns}$$

$$\text{max clk frequency (or } T_{min} = 16 \text{ ns)} = \frac{1}{16 \text{ ns}} = \underline{\underline{62.5 \text{ MHz}}}$$

A → B → CC → C
Why not?

Validate FF hold time :-

hold time requirement on FF_B → that the input to B should not change until at least 2 ns after the rising edge of the clk.

$$t_h(B) \leq t_{cd}(A) + t_{cd}(\text{comb})$$


$\underline{\underline{2 \text{ ns} + 2 \text{ ns}}}$




Since $t_h(2 \text{ ns})$ is less than

$$t_h(B) \leq t_{cd}(A) \quad [A \text{ to B path}]$$

$$t_h(C) \leq t_{cd}(A) + t_{cd}(\text{comb}) \quad [A \text{ to C path}]$$

$$t_h(C) \leq t_{cd}(B) + t_{cd}(\text{comb}) \quad [B \text{ to C path}]$$






[GATED CLOCKS]

Principles [Synchronous Design]

- All clock \uparrow p to the ffs, regs, are driven by CLK or a derivative CLK (gated clock with control signal)
- All state changes occur immediately following the active edge of the CLK (setup, hold time has to be taken care of)
- Advantages of such a design style (Synchronous)
 - All transients, noise and other inconsistency of data that occurs between the CLK will have no effect on the system performance and functionality.



Do inverter
Buffer

B	A	Z
0	0	High-Z
0	1	High-Z
1	0	0
1	1	1

Not doing anything time of the clock

B	A	Z
0	0	High-Z
0	1	High-Z
1	0	0
1	1	1

most stable

B	A	Z
0	0	0
0	1	1
1	0	0
1	1	1

