



# Transparent D Latch:


Symbol



G	D	Q	Q <sup>+</sup> (NS)
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1


follows Q

$$Q^+ = DG + G'Q + \underline{DQ}$$



In terms of  $Q$  (as  $Q^+$  is Next state)

and  $Q$  is available from the (D) flipflop output



$$Q^+ = \underline{DQ + G'Q + DQ}$$

After  $\Delta t$   $Q \rightarrow Q^+$


Implementation of a  
transparent D latch

It can ~~have~~ be positive/  
or negative transparent clock

$Q^+$  = Next state

$Q$  = Current State

# State Machine :- Synchronous and Asynchronous X




Mealy

$$\text{Output} = f[\text{i/p} + \text{S.}]$$

Moore

$$\text{Output} = f[\text{State}]$$

no i/p.s.



D Flip Flop or Register or Memory Element.

# Design of a Code Converter: (+3)

0 to 9 BCD to Excess 3

State  
Table

Dec.

X INPUTS (BCD)

t<sub>3</sub> t<sub>2</sub> t<sub>1</sub> t<sub>0</sub>

Excess 3

t<sub>3</sub> t<sub>2</sub> t<sub>1</sub> t<sub>0</sub>

BCD no  
+ 0011

← States

S<sub>0</sub> S<sub>1</sub> S<sub>2</sub>  
..... S<sub>x</sub>.

Design a  
Sequential  
State-Machine

Dec.	t <sub>3</sub>	t <sub>2</sub>	t <sub>1</sub>	t <sub>0</sub>	t <sub>3</sub>	t <sub>2</sub>	t <sub>1</sub>	t <sub>0</sub>
0	0	0	0	0	0	0	1	1
1	0	0	0	1	0	1	0	0
2	0	0	1	0	0	1	0	1
3	0	0	1	1	0	1	1	0
4	0	1	0	0	1	1	1	1
5	0	1	0	1	1	0	0	0
6	0	1	1	0	1	0	0	1
7	0	1	1	1	1	0	1	0
8	1	0	0	0	1	0	1	1
9	1	0	0	1	1	1	0	0

1. ~~State~~ Table


2. State Graph  
+ State Table.

3. State Assignment

4. State Equations (K-maps.)

From the code Converter input-output table:

$X$  is the input      Excess 3 ( $t_3 \dots t_0$ ) is the dp.



Start State / Initial State  $S_0$

First bit arrives: we need to add '1' to this bit ~~0011~~  
0011

$S_0$

At  $t_0$  we add 1 to the LSB:

if  $X = 0$  (0+1) Output  $Z = 1$

$X = 1$  (1+1) Output  $Z = 0$

(no carry)

(carry=1)

State  $S_1$  (NC state)

State  $S_2$  (carry state)

At  $t_1$ : if there is no carry from first addition (S1)

State S1 . then  $\underline{\underline{X=0}}$  gives  $Z = \underset{\substack{\uparrow \\ \text{no carry}}}{0} + 1 + 0 = \underline{\underline{1}}$  (S3)


$\underline{\underline{X=1}}$  gives  $Z = \underset{\substack{\uparrow \\ \text{Carry input}}}{1} + \underline{\underline{1}} + 0 = \text{Carry State}$  (S4)

if there is a carry state from first addition (State S2)

S2 then  $X=0$  gives  $\underline{\underline{Z = 0 + 1 + 1 = 0}}$  Carry S4

$X=1$  gives  $Z = 1 + 1 + 1 = \underline{\underline{1}}$  and Carry S4.

Similar




# from State diagram/Graph to State Table:

PS	Next State		$\bar{Z}$	
	X=0	X=1	X=0	X=1
S0	S1	S2	1	0
S1	S3	S4	1	0
S2	S4	S4	0	1
S3	S5	S5	0	1
S4	S5	S6	1	0
S5	S0	S0	0	1
S6	S0	-	1	-

Each Flipflop/ Register  
can save  
2 State

0/1



0 0  
0 0  
1 0

3 ffs



0 0 0  
1 1 1 } 8 States

7 States  
3 ffs

how many ffs if we use One-hot  
Approach.  
7  
Encode these states as 0 and 1



State Graph  $\rightarrow$  State Encoding or  
State Assignment.

$S_0 = 000$  }  
 $S_1 = 001$  }

$S_2$

$\vdots$

$S_6 = 110$

Binary Assignment