









Figure 10-1 Testing AND and OR Gates for Stuck-at Faults



Sa ϕ S-a- ϕ Stuck at ϕ


Sa1 S-a-1 Stuck at 1.

Fig. 10-2 Testing an AND-OR Network / Table 10-1 Test Vectors for Fig. 10-2




(a) stuck-at-0 test


a	b	c	d	e	f	g	h	i	Faults Tested
1	1	1	0	X	X	0	X	X	a0, b0, c0, p0
0	X	X	1	1	1	0	X	X	d0, e0, f0, q0
0	X	X	0	X	X	1	1	1	g0, h0, i0, r0
0	1	1	0	1	1	0	1	1	a1, d1, g1, p1, q1, r1
1	0	1	1	0	1	1	0	1	b1, e1, h1, p1, q1, r1
1	1	0	1	1	0	1	1	0	c1, f1, i1, p1, q1, r1



(b) stuck-at-1 test

Figure 10-3 Fault Detection Using Path Sensitization



- 
- 1. Select an untested fault - (S_{a0} , s_{a1}).
 - 2. ~~ABC~~ Determine ABCD I/Os -
 - o additional faults that are tested.
 - o Repeat.

5 steps for testing:

T

Figure 10-4 Example Network for Stuck-at Fault Testing




Table 10-2 Tests for Stuck-at Faults in Figure 10-4

				Normal Gate Inputs												Faults Tested
A	B	C	D	a	b	p	c	q	r	d	s	t	u	v	w	
0	1	0	1	0	1	0	0	0	1	1	0	1	1	0	1	a1 p1 c1 v1 f1
1	1	0	1	1	1	1	0	0	1	1	1	0	1	1	1	a0 b0 p0 q1 r0 d0 u0 v0 w0 f0
1	0	1	1	1	0	0	1	1	0	1	0	1	0	1	1	b1 c0 s1 t0 v0 w0 f0
1	1	0	0	1	1	1	0	0	1	0	1	0	0	1	0	a0 b0 d1 s0 t1 u1 w1 f1
1	1	1	1	1	1	1	1	1	0	1	1	0	0	1	0	a0 b0 q0 r1 s0 t1 u1 w1 f1

+

Figure 10-5 Sequential and Iterative Networks




Figure 10-6 State Graph for Test Example




Table 10-3 State Table for Figure 10-6

Q1Q2	State	Next State		Output	
		X=0	1	X=0	1
00	S0	S0	S1	0	0
10	S1	S0	S2	1	1
01	S2	S3	S3	1	1
11	S3	S2	S0	1	0

Input	Output	Transition Verified
R 0 1 1	0 0 1	(S0 to S0)
R 1 1 1	0 1 1	(S0 to S1)
R 1 0 1 1	0 1 0 1	(S1to S0)
R 1 1 1 1	0 1 1 0	(S1 to S2)
R 1 1 0 1 1	0 1 1 0 0	(S2 to S3)
R 1 1 1 1 1	0 1 1 0 0	(S2 to S3)
R 1 1 0 0 1 1	0 1 1 1 1 0	(S3 to S2)
R 1 1 0 1 1 1	0 1 1 0 1 0	(S3 to S0)