Transparent D Latch

Symbol



G	D	Q	Q^+ (NS)	
0	0	0	0	follows Q
0	0	1	1	
0	1	0	0	
0	1	1	1	
1	0	0	0	follows D
1	0	1	0	
1	1	0	1	
1	1	1	1	



$Q^+ =$

$$Q^+ = DG + G'Q + (DQ)$$



Q^+ Circuit diagram

In terms of Q (as Q^+ is Next state)
and Q is available from the (D) flipflop output



$Q^+ = DG + G'Q + DQ$

Implementation of a transparent D latch

It can ~~have~~ be positive/or negative transparent latch

After Δt $Q \rightarrow Q^+$

Q^+ = Next State
Q = Current State

State Machine :- Synchronous and Asynchronous
X



Mealy

Output = f [i/p + PS.]

Moore

Output = f [State]
no i/ps.



D Flip Flop or Register or Memory Element.

Design of a Code Converter:

BCD to Excess 3 (+3)

0 to 9

State Table Def.	X	Inputs (BCD) t_3 t_2 t_1 t_0	Excess 3 t_3 t_2 t_1 t_0
0		0 0 0 0	0 0 1 1 ← States
1		0 0 0 1	0 1 0 0
2		0 0 1 0	0 1 0 1
		0 0 1 1	0 1 1 0
		0 1 0 0	1 1 1 1
		0 1 0 1	1 0 0 0
		0 1 1 0	1 0 0 1
		0 1 1 1	1 0 1 0
		1 0 0 0	1 0 1 1
		1 0 0 1	1 1 0 0

BCD no
+ 0 0 1 1

S0 S1 S2 ... Sx.

Design a Sequential State-Machine

1. ~~State~~ I/O. Table
2. State Graph + State Table.
3. State Assignment
4. State Equations (K-maps).

From the code converter input-output table:

X is the input Excess 3 $(t_3 \cdots t_0)$ is the op.

Start State / Initial State S_0

First bit arrives: we need to add '1' to this bit

0011

S_0

At t0 we add 1 to the LSB:

if X = 0 (0+1) Output Z = 1 (no carry) ← State S_1 (NC state)

X = 1 (1+1) Output Z = 0 (Carry = 1) ← State S_2 (Carry state)

At t_1: if there is no carry from first addition (S1)

State S1 · then $X = 0$ gives $Z = \underset{\uparrow}{0} + 1 + 0 = 1$ (S3)
(input; 0 = no carry)

$X = 1$ gives $Z = \underset{\text{Carry}}{1} + \underset{\text{input}}{1} + 0 =$ carry State (S4)

If there is a carry state from first addition (State S2)

S2 then $X = 0$ gives $Z = 0 + 1 + 1 = 0$ Carry S4

$X = 1$ gives $Z = 1 + 1 + 1 = 1$ and carry S4.

Similar


Initial State.
t_0
S0
a/b
S1 a
S2
a = ? = input
b = ? = output.
S0/0
Moore
S0
input
output
0/1
1/0
t_1 NC
S1
S2 Carry.
0/1
1/0
0/0,
1/1
t_2
NC
S3
S4 Carry
0/0
1/1
0/1
1/0
t_3.
NC
S5
S6
Carry
State Graph

from State diagram/Graph to State Table:

PS	Next State X=0	Next State X=1	Z X=0	Z X=1
S0	S1	S2	1	0
S1	S3	S4	1	0
S2	S4	S4	0	1
S3	S5	S5	0	1
S4	S5	S6	1	0
S5	S0	S0	0	1
S6	S0	—	1	—

7 states

so 3 FFs

how many FF's if we use One-hot approach.

Encode these states as 0 and 1

(7)

Each Flipflop/Register can save 2 State 0/1.



3 FFs

State Graph → State Encoding or State Assignment.

S0 = 000
S1 = 001
S2
.
.
.
S6 = 110

Binary Assignment