


Table 3-4 PLA Table (Based on Figures 1-17 and 1-19)

Product Term	Inputs				Outputs			
	Q1	Q2	Q3	X	Q1*	Q2*	Q3*	Z
Q2'	-	0	-	-	1	0	0	0
Q1	1	-	-	-	0	1	0	0
Q1Q2Q3	1	1	1	-	0	0	1	0
Q1Q3X'	1	-	0	0	0	0	1	0
Q1'Q2'X	0	0	-	1	0	0	1	0
Q3'X'	-	-	0	0	0	0	0	1
Q3X	-	-	1	1	0	0	0	1



$Q1^* = Q2'$
 $Q2^* = Q1$
 $Q3^* = Q1Q2Q3 + X'Q1Q3' + XQ1'Q2'$
 $Z = X'Q3' + XQ3$

PLA
 Both And Array
 OR Array
 programmable

- ① K-map
- ② Rom
- ③ PLA

PLA

Figure 3-11 PLA Realization of Figure 1-17

```

library ieee;
use ieee.std_logic_1164.all;
library MVLLIB;
use MVLLIB.mvl_pack.all;

entity PLA1_2 is
port(X,CLK: in std_logic;
      Z: out std_logic);
end PLA1_2;

architecture PLA of PLA1_2 is
signal Q, Qplus: std_logic_vector(1 to 3) := "000";
constant FSM_PLA: PLAmtrx(0 to 6, 7 downto 0) :=
  ("X0XX1000", "1XXX0100", "111X0010", "1X000010",
   "00X10010", "XX000001", "XX110001");
begin
  process(Q,X)
  variable PLAValue: std_logic_vector(3 downto 0);
  begin
    PLAValue := PLAout(FSM_PLA,Q & X);
    Qplus <= PLAValue(3 downto 1);
    Z <= PLAValue(0);
  end process;

  process(CLK)
  begin
    if CLK='1' then Q <= Qplus; end if;
  end process;
end PLA;
  
```

-- IEEE standard logic package
 -- includes PLAmtrx type and
 -- PLAout function

Q_1, Q_2, Q_3, Z

	7	6	5	4	3	2	1	0
0	X	0	X	X	1	0	0	0
1	1	X	X	X	0	1	0	0
2	1	1	1	X	0	0	1	0
3	1	X	0	0	0	0	1	0
4	0	0	X	1	0	0	1	0
5	X	X	0	0	0	0	0	1
6	X	X	1	1	0	0	0	1



That means the
 PLG can
 implement sequential
 state machines.
 Cost + 15 registers
 All SPSs = CPLDs
 can implement
 state machines.
 Mealy
 machine


-- read PLA output

Concatenated of Q and X
 (000, 1000)

-- update state register


Figure 3-12 Combinational PAL Segment






$X'Y'Ci$

XC_i
 YC_i
 XY



$$\text{Sum} = X'Y'Ci + X'YCi + XY'Ci + XYCi$$



$$\text{Carryout} = \underline{XC_i} + YC_i + XY$$

Figure 3-13 Segment of a Sequential PAL




Table 3-5 Characteristics of Simple CMOS PLD's

Type No.	No. of inputs	I/O	Macrocells = FFs	AND gates per OR gate
✓ PALCE16V10	8 + \overline{OE} + Clk	8	8	8
✓ PALCE20V8	14	8	8	8
✓ PALCE22V10	12	10	10	8-16
PALCE24V10	14	10	10	8
PALCE29MA16	5 + Clk	16	16	4-12
✓ CY7C335	12 + \overline{OE} + Clk	12	12 in/12 out	9-19

Figure 3-16a Output Macrocell








Figure 3-16b Output Macrocell







A 4 bit Full Adder
from 1 bit Full Adder



$$\text{delay of } C_{in} \text{ to } C_1 = t_{pd} \text{ XOR} + t_{pd} \text{ AND} + t_{pd} \text{ OR}$$


$$\text{delay of } C_{in} \text{ to } C_{out} = 32 \times (\text{delay of } C_{in} \text{ to } C_1)$$

$$= 32 \times (1 \text{ XOR} + 1 \text{ AND} + 1 \text{ OR})$$

RIPPLE CARRY ADDER (RCA)

32 bit full adder

CARRY LOOKAHEAD ADDER:



Carry output of the next stage

$$\begin{array}{l} C_{i+1} = A_i B_i + (A_i \oplus B_i) \cdot C_i \\ S_i = A_i \oplus B_i \oplus C_i \end{array}$$

Carry input

G_i Generate P_i Propagate

$$\begin{aligned} G_i &= A_i B_i \\ P_i &= A_i \oplus B_i \end{aligned}$$

Equivalent

$$\begin{array}{l} C_{i+1} = G_i + P_i \cdot C_i \\ S_i = P_i \oplus C_i \end{array}$$

↓

$$\begin{array}{l} G_0 = A_0 B_0 \\ G_1 = A_1 B_1 \\ G_2 = A_2 B_2 \\ G_3 = A_3 B_3 \end{array}$$

$$\begin{array}{l} P_0 = A_0 \oplus B_0 \\ P_1 = A_1 \oplus B_1 \\ P_2 = A_2 \oplus B_2 \\ P_3 = A_3 \oplus B_3 \end{array}$$


$$C_1 = G_0 + P_0 C_0$$


$$C_2 = G_1 + P_1 C_1 = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_3 = G_2 + P_2 C_2 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$

$$C_4 = G_3 + P_3 C_3 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0$$


$$C_4 = G_3 + P_3 C_3 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0$$





tpd of 5 input and gate
 + 5 input OR gate
 = (4 and + 4 or) - 1

New delay for
 longest path c4




$$7 + 5 = 12 = 1100$$

	X	Y	c_i	sum_i	c_{i+1}
t_0	0101	0111 = 7	0	0	1
t_1	0010	1011	1	0	1
t_2	0001	1101	1	1	1
t_3	1000	1110	1	1	0
t_4	1100	0111	0	(1)	(0)

Serial adder with accumulator

Figure 4-2 Control State Graph and Table for Serial Adder




Present State	Next State		Present Output (Sh)	
	N=0	N=1	N=0	N=1
S ₀	S ₀ ✓	S ₁	0	1
S ₁	S ₂	S ₂	1	1
S ₂	S ₃	S ₃	1	1
S ₃	S ₀	S ₀	1	1




Constraints on Input Labels for Every State S_k (From Page 123-124)

1. If I_i and I_j are any pair of input labels on arcs exiting state S_k , then $I_i I_j = 0$ if $i \neq j$.
2. If n arcs exit state S_k and the n arcs have input labels I_1, I_2, \dots, I_n , respectively, then $I_1 + I_2 + \dots + I_n = 1$.




$$\begin{aligned}(X_1)(X_1'X_2') &= 0 \\ (X_1)(X_1'X_2) &= 0 \\ (X_1'X_2')(X_1'X_2) &= 0 \\ X_1 + X_1'X_2' + X_1'X_2 &= 1\end{aligned}$$

2. If n arcs exit state S_k and the n arcs have input labels I_1, I_2, \dots, I_n , respectively, then $I_1 + I_2 + \dots + I_n = 1$.



$$\begin{aligned}
 (X_1)(X_1'X_2') &= 0 \\
 (X_1)(X_1'X_2) &= 0 \\
 (X_1'X_2')(X_1'X_2) &= 0 \\
 X_1 + X_1'X_2' + X_1'X_2 &= 1
 \end{aligned}$$



Inputs are $X_1 X_2 X_3$
 $(X_1 = X_2 = 1 \text{ not allowed})$


	000	001	010	011	100	101	110	111
S_k	S_k	S_k	S_q	S_q	S_p	S_p	-	-

As an implementation it needs couple of AND gates, few half adder and mostly full adder

Table 4-3 4-bit Multiplier Partial Products

				X ₃	X ₂	X ₁	X ₀	Multiplicand
				Y ₃	Y ₂	Y ₁	Y ₀	Multiplier
			X ₃ Y ₀	X ₂ Y ₀	X ₁ Y ₀	X ₀ Y ₀		partial product 0
		X ₃ Y ₁	X ₂ Y ₁	X ₁ Y ₁	X ₀ Y ₁			partial product 1
	C ₁₂	C ₁₁	C ₁₀					1st row carries
C ₁₃	S ₁₃	S ₁₂	S ₁₁	S ₁₀				1st row sums
	X ₃ Y ₂	X ₂ Y ₂	X ₁ Y ₂	X ₀ Y ₂				partial product 2
	C ₂₂	C ₂₁	C ₂₀					2nd row carries
	C ₂₃	S ₂₃	S ₂₂	S ₂₁	S ₂₀			2nd row sums
	X ₃ Y ₃	X ₂ Y ₃	X ₁ Y ₃	X ₀ Y ₃				partial product 3
	C ₃₂	C ₃₁	C ₃₀					3rd row carries
C ₃₃	S ₃₃	S ₃₂	S ₃₁	S ₃₀				3rd row sums
P ₇	P ₆	P ₅	P ₄	P ₃	P ₂	P ₁	P ₀	final product

The longest path in multiplier is ending at P7.



Block diagram of 4x4 multiplier

for 4x4 multiplier
 #AND gates needed = 16
 #FA(Full adder) needed = 8.
 #HA needed = 4.

for 8x8 multiplier
 #AND gates = 64
 #FA = 48
 #HA = 8

for nxn multiplier
 #AND gates = $n \cdot n$
 #FA = $n \cdot (n-2)$
 #HA = n

Glitches happens because of longest path which is from beginning $X_i Y_i$ to P_7 .

To make this ckt faster we use register for shifting and making all adders together to make it faster.


Multiplication of 13_{10} by 11_{10} In Binary – From Page 124


$$^3 13 \times 11 = 143$$

$$\begin{array}{r} \text{Multiplicand} \rightarrow 1101 \text{ (13)} \\ \text{Multiplier} \rightarrow 1011 \text{ (11)} \\ \hline \text{Partial Products} \left\{ \begin{array}{l} 1101 \\ 1101 \\ 0000 \\ 1101 \end{array} \right. \\ \hline 10001111 \text{ (143)} \end{array}$$


initial contents of product register	0 0 0 0 0 1 0 1 1 ← M (11)
(add multiplicand since M=1)	1 1 0 1 (13)
after addition	0 1 1 0 1 1 0 1 1
after shift	0 0 1 1 0 1 1 0 1 ← M
(add multiplicand since M=1)	1 1 0 1
after addition	1 0 0 1 1 1 1 0 1
after shift	0 1 0 0 1 1 1 1 0 ← M
(skip addition since M=0)	
after shift	0 0 1 0 0 1 1 1 1 ← M
(add multiplicand since M=1)	1 1 0 1
after addition	1 0 0 0 1 1 1 1 1
after shift (final answer)	0 1 0 0 0 1 1 1 1 (143)

Figure 4-3 Block Diagram for Binary Multiplier





Block Diagram for Decimal Binary Multiplier



State Diagram of Multiplier

$$\begin{array}{r}
 0010 \\
 + \quad \quad 1 \\
 \hline
 0011 \\
 + 3 \\
 \hline
 8
 \end{array}$$

$$\begin{array}{r}
 \rightarrow 1.101 \\
 0.101 \\
 \hline
 1.011101 \\
 1.1101 \\
 \hline
 1.110001
 \end{array}$$

$$\begin{array}{r}
 (-3/8) \\
 (+5/8) \\
 \hline
 -15/64 \\
 + \\
 -3/64 \\
 -3/16 \\
 \hline
 15/64
 \end{array}$$

$$-\frac{5}{8} ?$$

Please go and at least study 2's complement multiplication in the number system chapter.

From of bits is depended on the sign bit (MSB)

$$\begin{array}{r}
 0.101 \quad (+5/8) \\
 1.101 \quad (-3/8) \\
 \hline
 0.000101 \quad (+5/64) \\
 0.0101 \quad (+5/16) \\
 \hline
 0.011001 \quad (-5/8) \\
 1.011 \quad (-15/64) \\
 \hline
 1.110001 \quad +
 \end{array}$$

Two's complement of the multiplicand is added.

$$\begin{array}{r}
 \textcircled{1} 101 \\
 \underline{1.101} \\
 1.1111101 \\
 \underline{1.1101} \\
 1.110001 \\
 0.011 \\
 \hline
 0.001001 \\
 \hline
 \end{array}
 \begin{array}{l}
 (-3/8) \\
 (-3/8) \\
 -3/64 \\
 -3/16 \\
 \text{Add the 2's complement} \\
 \text{of the multiphead.} \\
 = \underline{\underline{+9/64}}
 \end{array}$$

for 3 bit least value = -4 and most value = 3

for 4 bit LV = -8 and MV = 7

for 8 bit LV = -128 and MV = 127

Like that for n bit

Least value = -2^{n-1}

Most value = $2^{n-1} - 1$

Unsigned Divider:

$$\begin{array}{r} 1101 \\ 135 \div 13 = 10 \\ \hline R = 5 \end{array}$$

Dividend \div Divisor
= Quotient
+ remainder.

1101
Divisor

1010 \leftarrow Quotient

with 2.

1010
0101

$$\begin{array}{r} 10000111 \\ 1101 \overline{) 10000111} \\ \underline{1101} \\ 0111 \\ 0000 \\ \hline 1111 \\ 1101 \\ \hline 0101 \\ 0000 \\ \hline 0101 \leftarrow \text{remainder} \end{array}$$

take a 9 bit register and load the dividend

