

Digital Ckts

Combinational

Present o/p \Rightarrow present i/p

No feed back

No Memory

Ex. \rightarrow H.A., MUX, Decoder

Sequential

Present o/p \rightarrow Present i/p
 \rightarrow previous o/p.

Feed back

Memory

Ex. \rightarrow F/F, Latches, Register, Counter.

1. COMBINATIONAL CKT

Procedure \rightarrow

1. Identify no. of i/p's & o/p's
2. Construct truth table.
3. Write logical exp. in SOP or POS
4. Minimize logic exp.
5. Implement logic ckt.

* Arithmetic ckt's

addition \rightarrow

$$0 + 0 = 0$$

$$0 + 1 = 1$$


$$1 + 0 = 1$$

$$1 + 1 = 1 \quad 0$$

$\uparrow \quad \uparrow$
Carry Sum

1. Half Adder \Rightarrow

(1)



(2) Truth table \Rightarrow


| A | B | Sum | Carry |
|---|---|-----|-------|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |

(3) Logical Expression \Rightarrow

$$\text{Sum} = \bar{A}B + A\bar{B}$$

$$\text{Carry} = AB$$

(5) Logic ckt \Rightarrow




* H.A. Question are -

- (1) Logical Exp. Sum $\rightarrow A \oplus B$
- (2) Logical Exp. Carry $\rightarrow AB$
- (3) No. of NAND gate - 5
- (4) No. of NOR
- (5) No. of MUX
- (6) No. of Decoder

IES - Conven.

Q. Implement HA using NAND gate?

Sub.





Ans. So min no of NAND gate is 5

Q. Implement HA using NOR \Rightarrow

IES

$$A \oplus B = \overline{A \odot B} = \overline{AB + \bar{A}\bar{B}} \rightarrow \overline{AB + \bar{A}\bar{B}}$$




So min no. of NOR gate - 5 Ans.

IES

Q. Min no. of AND & NOR gate required For HA

Sol. 2-NOR, 1-AND

2. Half Subtractor (HS)



(ii) Truth table \Rightarrow

| A | B | Diff. $A-B$ | Borrow |
|---|---|----------------|--------|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |


3. Logical Expression. \Rightarrow

$$\text{Diff.} = A \oplus B$$

$$\text{Borrow} = \bar{A} B$$

* $\left\{ \begin{array}{l} \text{If } A - B \text{ then } \bar{A} B \\ \text{If } B - A \text{ then } A \bar{B} \end{array} \right\}$ Remember

5. Implement Logic ckt \Rightarrow




Q.

Control

HA $\rightarrow 0$

HS $\rightarrow 1$

Work
as NOT gate
when control = 1




#

Control = 0 \rightarrow HA

Control = 1 \rightarrow HS

★ Implementation of HS Using NAND gate. →




* 5-NAND gate require for HS.

$$G(\bar{A} + \bar{B})$$

$$G\bar{A} = \bar{A}B \text{ (NS)}$$

★ Implementation of HS using NOR gate-



So 5-NOR gate req.

~~AND~~ * AND $\xleftrightarrow{\text{Dual}}$ OR

EL * NAND $\xleftrightarrow{\text{Dual}}$ NOR

* EXOR $\xleftrightarrow{\text{Dual}}$ EXNOR

$$\checkmark \quad \bar{A}B + A\bar{B} \xleftrightarrow{\text{Dual}} (\bar{A} + B)(\bar{A} + \bar{B}) = \bar{A}B + \bar{A}\bar{B}$$

* NOT $\xleftrightarrow{\text{Dual}}$ NOT


✓ $\bar{A} \longleftrightarrow \bar{A}$

Q. IES-05 A two level AND-OR n/w, o/p is F. If ckt is replaced with NOR gate, then o/p is


- (a) F (b) \bar{F} (c) F^D (d) \bar{F}^D

Sol

2-level AND-OR



By NOR \rightarrow



Dual \downarrow

$$F = AB + CD$$

Ans. F^D

Full Adder

① Identify no. of i/p & o/p



② Truth Table \rightarrow

| A | B | C | sum | carry |
|---|---|---|-----|-------|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 ✓ | 0 |
| 0 | 1 | 0 | 1 ✓ | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 ✓ | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 ✓ | 1 |

logical exp. for sum \Rightarrow

$$SUM = A \oplus B \oplus C$$

$$= \sum m(1, 2, 4, 7)$$

$$Carry = \overline{A}B\overline{C} + A\overline{B}\overline{C} + \overline{A}B\overline{C} + A\overline{B}\overline{C}$$


$$= A\overline{B} + B\overline{C} + A\overline{C} \rightarrow (1) = \overline{A}B\overline{C} + A\overline{B}\overline{C} + \overline{A}B\overline{C} + A\overline{B}\overline{C}$$

$$Carry = AB + (\overline{A}B + A\overline{B})C$$

$$= AB + (A \oplus B)C \rightarrow (2)$$


$$Carry = \sum m(3, 5, 6, 7)$$

Implementation \Rightarrow




In Full-adder if all logic gates have same propagation delay than to provide sum or carry output minimum 2tpd delay is required

* ckt for minimum no. of gate used \Rightarrow 2-HA + 1 OR gate \Rightarrow





FA \rightarrow 2 HA and 1 OR gate

* Full adder using NAND gate \rightarrow



Full adder require 9 NAND gate

* Full adder using NOR gate \rightarrow



So FA require 9 NOR gate

Note \rightarrow

| | NAND | NOR |
|----|------|-----|
| HA | 5 | 5 |
| HS | 5 | 5 |
| FA | 9 | 9 |
| FS | 9 | 9 |

FA

① SUM $\rightarrow A \oplus B \oplus C$
 $\Sigma m(1, 2, 4, 7)$

② Carry $\rightarrow AB + AC + BC$
 $AB + (A \oplus B)C$
 $\Sigma m(3, 5, 6, 7)$

③ No. of HA & OR $\rightarrow (2, 1)$

④ NAND $\rightarrow 9$

⑤ NOR $\rightarrow 9$

Full Subtractor




| A | B | C | Diff (A-B)-C | Borrow |
|---|---|---|-----------------|--------|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 |


Difference $\rightarrow A \oplus B \oplus C$
 $= \Sigma m(1, 2, 4, 7)$

Borrow $= \Sigma m(1, 2, 3, 7)$
 $= \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC + ABC$
 $= \bar{A}B + \bar{A}C + BC \rightarrow (1)$


Borrow $= \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC + ABC$
 $= \bar{A}B + (\bar{A}\bar{C} + AC)$
 $= \bar{A}B + (A \oplus B)C$



2nd Implementation →



FS → 2 HS and 1 OR gate



FS

① Diff $A \oplus B \oplus C$
 $\Sigma m(1, 2, 4, 7)$

② Borrow $\bar{A}B + \bar{A}C + B\bar{C}$
 $\bar{A}B + (A \odot B)C$
 $\Sigma m(1, 2, 3, 7)$

③ No. of HS & OR → (2, 1)

④ NAND → 9, NOR → 9

Note \Rightarrow

24

In order to Add group of bits, following adder ckt is used \Rightarrow

- (1) Serial adder
- (2) Parallel adder
- (3) Look ahead carry adder

(1) Serial adder \Rightarrow

In serial adder to provide n -bit addition we require only 1 full-adder.

It is a slowest adder, whose it require n -clock pulse for n -bit addition.

(2) Parallel adder \Rightarrow

4-bit \rightarrow 3 FA and 1 HA

(00)

4 FA

(00)

7 HA & 3 OR gates.

$A_3 \ A_2 \ A_1 \ A_0$

$B_3 \ B_2 \ B_1 \ B_0$

$C_4 \text{ carry } C_3 \ C_2 \ C_1 \ C_0$

$S_3 \ S_2 \ S_1 \ S_0$




In parallel adder to add each bit separate Full adder or Half adder are used.

In this to provide n -bit addition, it require \Rightarrow

- * $(n-1)$ FA and one HA
- * n FA
- * $(2n-1)$ HA and $(n-1)$ OR gates.

4-bit Full adder \Rightarrow




In parallel adder each full-adder will provide 2 tpd delay ~~and~~ by carry.


In n-bit parallel adder to provide final result, it require $2n \text{ tpd}$ ^{*} delay

In parallel adder carry propagation delay will be present from i/p to o/p hence it parallel adder is also known as ripple carry adder. ^{*}

4-bit Look ahead carry adder



Ex.



$G_i \rightarrow$ carry generating term (Immediately)

$P_i \rightarrow$ carry propagation term (more time)

$$\begin{aligned}
 P_i &= A_i \oplus B_i \\
 G_i &= A_i \cdot B_i \\
 S_i &= P_i \oplus C_i \\
 C_{i+1} &= P_i C_i + G_i
 \end{aligned}$$

$$P_0 = A_0 \oplus B_0$$

$$P_1 = A_1 \oplus B_1$$

$$P_2 = A_2 \oplus B_2$$

$$P_3 = A_3 \oplus B_3$$

$$G_0 = A_0 \cdot B_0$$

$$G_1 = A_1 \cdot B_1$$

$$G_2 = A_2 \cdot B_2$$

$$G_3 = A_3 \cdot B_3$$

$$S_0 = P_0 \oplus C_0$$

$$S_1 = P_1 \oplus C_1$$

$$S_2 = P_2 \oplus C_2$$

$$S_3 = P_3 \oplus C_3$$

* Look ahead carry network (n/w) \Rightarrow

$C_0 \rightarrow$ input carry.

$$C_1 = P_0 C_0 + G_0$$

$$C_2 = P_1 C_1 + G_1$$


$$C_3 = P_1 P_0 C_1 + P_1 G_0 + G_1$$

$$C_3 = P_2 C_2 + G_2$$

$$= P_2 P_1 P_0 C_0 + P_2 P_1 G_0 + P_2 G_1 + G_2$$


$$C_4 = P_3 C_3 + G_3$$

$$= P_3 P_2 P_1 P_0 C_0 + P_3 P_2 P_1 G_0 + P_3 P_2 G_1 + P_3 G_2 + G_3$$



- # Look ahead carry is fastest adder
- # In this carry is generated in parallel using two level AND-OR look ahead carry adder.
- # In this if all logic gate have same propagation delay than to provide carry output it require minimum 3 tpd delay and to provide sum o/p 4 tpd delay.
- # In look ahead carry n/w no. of AND gate used is $\frac{n(n+1)}{2}$
- # Similarly no. of OR gate $\rightarrow n$


* 1-bit Comparator



Truth table


| A | B | A = B X | A > B Y | A < B Z |
|---|---|------------|------------|------------|
| 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 |

Implementation




How to make min. no. of gate.

26




2-bit Comparator



Truth table


| A ₁ | A ₀ | B ₁ | B ₀ | A=B X | A>B Y | A<B Z |
|----------------|----------------|----------------|----------------|----------|----------|----------|
| 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| 0 | 1 | 1 | 1 | 0 | 1 | 1 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 |




Ex. 37

GATE-12
CS, EEE, EC, EI

3-bit Comp. \Rightarrow



4-bit Comp. \Rightarrow



IES-12

Q. Simplified eqⁿ of

$$(A + \bar{B} + C)(A + \bar{B} + \bar{C})(A + B + C)$$

$$(A + C)(A + \bar{B} + \bar{C})$$

$$A + \bar{B}C \text{ Ans.}$$

IES-12

Q. Which of the eqⁿ is correct

$$\bar{A}B + A\bar{B} = (A+B)(\bar{A}+\bar{B})$$

Gray Code

Unweighted Code.

In Gray code successive number will differ by only one bit.


UDC (Unit distance code)

^{called} Minimum error code


Also called cyclic code

↳ Reflective code


Binary to Gray



Gray to Binary



Binary to Gray →
IES-02
20 Marks
2000 (E.M.)




Truth table →

| B_3 | B_2 | B_1 | B_0 | G_3 | G_2 | G_1 | G_0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |

- ① Find ip & op
- ② Truth table
- ③ Logical exp.
- ④ Implement

Gray to Binary code



K-map

k-map $\begin{bmatrix} 0 \\ 1 \\ x \end{bmatrix}$

SOP $\rightarrow 2, 3, 4, 5$

POS $\rightarrow 2, 3, 4$

$f(A, B)$ ✓
msb lsb

| A \ B | 0 | 1 |
|-------|---------|---------|
| 0 | 0 00 | 1 01 |
| 1 | 2 10 | 3 11 |

| A \ B | 0 | 1 |
|-------|---|---|
| 0 | | |
| 1 | | |


$f(A, B, C)$

| A \ B \ C | 00 | 01 | 11 | 10 |
|-----------|----------|----------|----------|----------|
| 0 | 0 000 | 1 001 | 3 011 | 2 010 |
| 1 | 4 100 | 5 101 | 7 111 | 6 110 |

$f(A, B, C, D)$

| AB \ CD | 00 | 01 | 11 | 10 |
|---------|----|----|----|----|
| 00 | 0 | 1 | 3 | 2 |
| 01 | 4 | 5 | 7 | 6 |
| 11 | 12 | 13 | 15 | 14 |
| 10 | 8 | 9 | 11 | 10 |


MUX (Multiplexer)



MUX is a combinational ckt, which have many data i/p & single o/p.

Depending on select or control, one of the data i/p is transfer to the o/p. Hence it is known as

- ① Many to one ckt
- ② Data selector
- ③ Universal logic ckt
- ④ Parallel to serial data converter.




Truth table \Rightarrow

| S | Y |
|---|-------|
| 0 | I_0 |
| 1 | I_1 |

$$Y = \bar{S} \cdot I_0 + S \cdot I_1$$


Implement \Rightarrow



MUX basically contain 2-level AND-OR network.


* 4-Level MUX \Rightarrow

Truth table \Rightarrow




| S_1 | S_0 | Y |
|-------|-------|-------|
| 0 | 0 | I_0 |
| 0 | 1 | I_1 |
| 1 | 0 | I_2 |
| 1 | 1 | I_3 |

$$Y = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$




* 8-Level MUX \Rightarrow



* Implementation of Higher order MUX using Lower order MUX \Rightarrow


GATE-4



$$I_1 \quad S_1 \quad S_0 \\ 1 \quad 0 \rightarrow I_2$$

Q. To implement 8×1 MUX $\xrightarrow{4+2+1} 2 \times 1$

Ans 7 2×1 MUX is require



Q. 16×1 MUX $\xrightarrow{15} 2 \times 1$

Ans. 15

$64 \times 1 \xrightarrow{63} 2 \times 1$

$256 \times 1 \xrightarrow{255} 2 \times 1$

$2^n \times 1 \xrightarrow{2^n - 1} 2 \times 1$

$16 \times 1 \xrightarrow[4+1]{5} 4 \times 1$


$64 \times 1 \xrightarrow[16+4+1]{21} 4 \times 1$

$64 \times 1 \xrightarrow[8+1]{9} 8 \times 1$


$256 \times 1 \xrightarrow[16+1]{17} 16 \times 1$

* ② MUX as a Universal logic ckt \Rightarrow


① NOT \Rightarrow




GATE
* AND gate →



GATE
* Implement OR gate →




* Implement of NAND gate →




* To implement NAND gate require 2 MUX.

* Implement of NOR gate →




2 - 2x1 MUX require for NOR gate

* Implement of EX-OR gate →



2 - 2x1 MUX require for EX-OR gate

Implement of Ex-NOR gate $\rightarrow XNOR = \bar{A}\bar{B} + AB$



So 2 - 2x1 MUX Require



GATE-09

Q. To implement EXOR, AND gate Min. no. of 2x1 MUX require respectively.

- ① 1, 1 ② 1, 2 ③ 2, 1 ④ 2, 2


* HA $\xrightarrow{3}$ 2x1

* A/S $\xrightarrow{3}$ 2x1




Ans $A \oplus B \rightarrow 2$ MUX
 $\& \bar{A}B \rightarrow 1$ MUX
 So Total 3 MUX require.

★ 2 i/p AND gate \rightarrow




So 1 MUX require for 2 i/p AND gate.

* OR



* EX-OR




* So For HA $\xrightarrow{2}$ 4x1 MUX

* HS $\xrightarrow{2}$ 4x1 MUX

Model-III


* Determine Minimized logical Expression

Q For give 4x1 mux minimized o/p expression.



$$\begin{aligned}
 Y &= \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3 \\
 &= \bar{A} \bar{B} C + \bar{A} B \cdot 1 + A \bar{B} \cdot 0 + A B \bar{C} \\
 &= \bar{A} \bar{B} C + \bar{A} B + A B \bar{C} \\
 &\quad (C + \bar{C}) \\
 &= \bar{A} \bar{B} C + \bar{A} B C + \bar{A} B \bar{C} + A B \bar{C} \\
 &\quad \underbrace{\quad \quad \quad}_{\bar{A} C} \quad \quad \quad \underbrace{\quad \quad \quad}_{B \bar{C}} \\
 &= \bar{A} C + B \bar{C} \quad \text{Ans.}
 \end{aligned}$$

Q Mini. o/p expression for 4x1 mux




$$\begin{aligned}
 Y &= \\
 Y &= \bar{A} \bar{B} \bar{C} + \bar{A} B \bar{C} + A \bar{B} C + A B C \\
 Y &= \bar{A} \bar{C} + A C \\
 Y &= A \odot C \quad \text{Ans}
 \end{aligned}$$


Model-4

* Implementation of given logical exp. \Rightarrow

$$f(A, B) = \sum m(0, 1, 3) \rightarrow 4 \times 1$$



Q. Implement $f(A, B, C) = \sum m(0, 1, 3, 6, 7)$ using 4×1 MUX with A, B as select line.
Here (3 variable)



| A | B | C | f |
|---|---|---|---|
| 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 |
| 2 | 0 | 1 | 1 |
| 3 | 0 | 1 | 1 |
| 4 | 1 | 0 | 1 |
| 5 | 1 | 0 | 1 |
| 6 | 1 | 1 | 1 |
| 7 | 1 | 1 | 1 |


* Implementation Table \rightarrow

| | I_0 | I_1 | I_2 | I_3 |
|-----------|-------|-------|-------|-------|
| \bar{C} | 0 | 2 | 4 | 6 |
| C | 1 | 3 | 5 | 7 |
| | 1 | C | 0 | 1 |

Q. Implement $f(A, B, C) = \sum m(1, 2, 3, 4, 5, 6)$ using 4×1 MUX with.

- (i) A, B as select line
- (ii) A, C as select line
- (iii) B, C as select line

Sol



| | I_0 | I_1 | I_2 | I_3 |
|-----------|-------|-------|-------|-----------|
| \bar{C} | 0 | 2 | 4 | 6 |
| C | 1 | 3 | 5 | 7 |
| | C | 1 | 1 | \bar{C} |

* One 4x1 MUX \rightarrow any 2 variable
 * One 4x1 MUX \rightarrow Some of 3 variable


One 4x1 MUX & one NOT \rightarrow any 2 variable
 # One 4x1 MUX & one NOT \rightarrow any 3 variable

GATE-2003

One 8x1 MUX \rightarrow any 3 variable
 # One 8x1 MUX \rightarrow Some of 4 variable

One 8x1 MUX & one NOT \rightarrow any 3 variable
 # One 8x1 MUX & one NOT \rightarrow any 4 variable


(ii) Sol. AC as select line \rightarrow



| | I_0 | I_1 | I_2 | I_3 |
|-----------|-------|-------|-------|-----------|
| \bar{B} | 0 | 1 | 4 | 5 |
| B | 2 | 3 | 6 | 7 |
| | B | 1 | 1 | \bar{B} |

| A | B | C |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 0 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |
| 1 | 1 | 1 |


(iii) BC as select line-



| | I_0 | I_1 | I_2 | I_3 |
|-----------|-------|-------|-------|-----------|
| \bar{A} | 0 | 1 | 2 | 3 |
| A | 4 | 5 | 6 | 7 |
| | A | 1 | 1 | \bar{A} |

* Implementation of given logical exp. by K-map \Rightarrow

$$f(A, B, C) = \sum m(1, 2, 3, 4, 5, 6)$$




| | | \bar{C} | C | |
|------------------|----|-----------|-----|---------------------------------------|
| $\bar{A}\bar{B}$ | 00 | 0 | ① | $\rightarrow C \rightarrow I_0$ |
| $\bar{A}B$ | 01 | ② | ③ | $\rightarrow 1 \rightarrow I_1$ |
| AB | 11 | ④ | ⑦ | $\rightarrow \bar{C} \rightarrow I_3$ |
| $A\bar{B}$ | 10 | ④ | ⑤ | $\rightarrow 1 \rightarrow I_2$ |

DEMUX (Demultiplexer)


DEMUX is a combinational ckt which has 1 i/o and many o/p.

Also called:
 1 to Many ckt
 Data distributor





Truth table \Rightarrow

| S | Y_1 | Y_0 |
|---|-------|-------|
| 0 | 0 | I |
| 1 | I | 0 |



DEMUX basically contain AND gate.

4 o/p DEMUX \Rightarrow




Model \Rightarrow

* Higher order DEMUX using Lower \Rightarrow

DEMUX $1 \times 4 \xrightarrow{3=1+2} 1 \times 2$

& MUX $4 \times 1 \xrightarrow[2+1]{3} 2 \times 1$



$1 \times 8 \xrightarrow{7=1+2+4} 1 \times 2$

$1 \times 16 \xrightarrow{5} 1 \times 4$

$1 \times 64 \xrightarrow{21=1+4+16} 1 \times 4$

$1 \times 64 \xrightarrow{9} 1 \times 8$

$1 \times 256 \xrightarrow{17} 1 \times 16$

Decoder / DEMUX

36



Decoder ~~is~~ is a combination ckt which have many i/p and many o/p

Decoder is used to convert binary to other code such as * Binary to octal (3x8)

* Bcd to Decimal (4x10)

* Binary to Hexadecimal (4x16)

2 i/p Decoder \Rightarrow





Decoder & DEMUX internal ckt is same.


2×4 Decoder = 1×4 DEMUX
 3×8 Decoder = 1×8 DEMUX
 4×16 Decoder = 1×16 DEMUX

Q. Implement HA using 2x4 Decoder ckt.



Ans. HA can be implemented using 1- 2x4 Decoder & 1- OR gate.



Q. HS using 2x4 Decoder.



Q. FA using 3x8 Decoder



FA, 1- 3x8 Decoder & 2-OR gate.

Q. To implement 4×16 Decoder, how many 2×4 Decoder

37


require.

$$4 \times 16 \xrightarrow{S} 2 \times 4$$

$$\text{So } 1 \times 16 \text{ DEMUX } \xrightarrow{S} 1 \times 4$$

$$16 \times 1 \text{ MUX } \xrightarrow{S} 4 \times 1$$

$$\therefore 4 \times 16 \xrightarrow{S} 2 \times 4 \text{ Decoder.}$$



$$4 \times 16 \xrightarrow{S} 2 \times 4$$

$$6 \times 64 \xrightarrow{21} 2 \times 4$$


$$1 \times 64 \xrightarrow[21]{1+4+16} 1 \times 4$$

$$6 \times 64 \xrightarrow{9} 3 \times 8$$

$$8 \times 256 \xrightarrow{17} 4 \times 16$$

$$1 \times 756 \xrightarrow{\quad} 1 \times 16$$

Q. To implement 3×8 How many 2×4 & NOT gate require




So 2- 2×4 Decoders

& 1- NOT gate

Q. 4×16 Decoder $\xleftarrow{2} 3 \times 8$ Decoder $\xrightarrow{2}$ $23/06/12$

&
one NOT gate.

So 2 - (3×8) Decoder
1 - NOT gate




Encoder

Encoder is a combination ckt which is used to convert other code to binary such as octal to binary. (8×3)

* Decimal to BCD (10×4)

* Hex- to Binary (16×4)

Octal to Binary (8×3) \Rightarrow




| I_7 | I_6 | I_5 | I_4 | I_3 | I_2 | I_1 | I_0 | Y_2 | Y_1 | Y_0 | |
|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|---|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 2 |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 3 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 4 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 5 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 6 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 7 |

$$Y_0 = I_1 + I_3 + I_5 + I_7$$

$$Y_1 = I_2 + I_3 + I_6 + I_7$$

$$Y_2 = I_4 + I_5 + I_6 + I_7$$



Imp

MUX \rightarrow AND-OR
 Decoder / DEMUX \rightarrow AND
 Encoder \rightarrow OR

Note \Rightarrow

In Priority Encoder Any no. of i/p can be logic-1 but binary o/p is available corresponding to highest priority no.


Parity Generator \Rightarrow

| | even | | | odd | |
|---|------|---|---|-----|---|
| | A | B | C | Y | Y |
| 0 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 1 | 0 |
| 2 | 0 | 1 | 0 | 1 | 0 |
| 3 | 0 | 1 | 1 | 0 | 1 |
| 4 | 1 | 0 | 0 | 1 | 0 |
| 5 | 1 | 0 | 1 | 0 | 1 |
| 6 | 1 | 1 | 0 | 0 | 1 |
| 7 | 1 | 1 | 1 | 1 | 0 |

Even parity = i/p bit + o/p (Parity bit) = should be even.
 Odd parity = i/p bit + o/p (Parity bit) = should be odd
 Include

For Even Parity Generator \Rightarrow

$$Y = \sum m(1, 2, 4, 7)$$



$$\begin{aligned}
 &= \bar{A} \cdot \bar{B} C + \bar{A} B \bar{C} + A \bar{B} \bar{C} + A B C \\
 &= C(\bar{A} \bar{B} + A B) + \bar{C}(\bar{A} B + A \bar{B}) \\
 &= C(A \oplus B) + \bar{C}(A \oplus B) \\
 &= C(A \oplus B) + \bar{C}(A \oplus B) \\
 &= A \oplus B \oplus C
 \end{aligned}$$

