



```

2'b01: O = x;
2'b10: O = y;
2'b11: O = z;

endcase
end
endmodule

```

Identify the given Boolean function (F) represented in terms of multiplexer and implement the function (F) using 3 to 8 decoder logic.



10

CO3 BL6

Design a combinational circuit with less number of logic gates for the following truth table and write the dataflow modeling in verilog HDL for the design.

Inputs				Outputs			
A	B	C	D	W	X	Y	Z
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	1	0	0	1	0
0	0	1	0	0	0	1	1
0	1	1	0	0	1	0	0
0	1	1	1	0	1	0	1
0	1	0	1	0	1	1	0
0	1	0	0	0	1	1	1
1	1	0	0	1	0	0	0
1	1	0	1	1	0	0	1
1	1	1	1	1	0	1	0
1	1	1	0	1	0	1	1
1	0	1	0	1	1	0	0
1	0	1	1	1	1	0	1
1	0	0	1	1	1	1	0
1	0	0	0	1	1	1	1

10

CO3 BL6