

SCHOOL OF COMPUTER SCIENCE AND ENGINEERING

Continuous Assessment Test - II, April 2024

Winter Semester 2023-2024

Course Name & Code: Computer Architecture and Organization, BCSE205L

Programme: B. Tech

Class Number(s): Common to all

Slot: D1+TD1

Duration: 90 mins

3

Max Marks: 50

No	Question			Max.
l	program consists of to	o,ooo mshachon e	MHz processor. The executed xecutions, with the following	Mark 10
	instruction mix and cloc	k cycle count:	with the following	
1	Instruction Type	Instruction Count	Cycles per Instruction	
	Integer arithmetic	45(NN)	1	
	Data transfer	32000	2	
	Floating point	15000	2	
	Control transfer	SOOO	2	
	Determine the effective program.	1.55 258 25-8	and execution time for this 0.00 387\$ (5 marks)	
	memory? Justify using ap	propriate block dia	(*	
a	and TK x 8 ROM memory addressable memory, find	is build using 256 the following:	ilt using 256K × 8 RAM chips x 8 ROM chips with the word	10
) How many RAM chips	and ROM enips ar	e necessary? 16 . 4	
b	o) If we were accessing of two lived?	ne full word in RA	M, how many chips would be	e 2
ii c) How many address bits	are needed for eac	M, how many chips would be	
ii c d) How many address bits) How many memory b	are needed for eac anks are required	h RAM chip? 22	
in c d	Notved? How many address bits How many memory b anks are addressable unit	are needed for eac anks are required	M, how many chips would be heard chip? 22 in RAM? <i>Hint: Numbers o</i>	£21
in c d bo	Notved? How many address bits How many memory b anks are addressable unit	are needed for eac anks are required as in main memory.	M, how many chips would be heard chip? 12 in RAM? <i>Hint: Numbers of</i> M. chip. where would address.	£21
ii c d ba e)	How many address bits How many memory by How many address bits How many memory by How many address bits How many memory by How memory by How many memory by How many memory by How many memory by How many memory by How memory	are needed for each anks are required anks are required as in main memory. In a low-order inter	M, how many chips would be heaving? 12 in RAM? <i>Hint: Numbers of</i> M chip, where would address leaving?	of 21
bi c d bi e) (1	How many address bits How many memory by The many m	are needed for each anks are required as in main memory. In g is used in RAI a low-order interested	M, how many chips would be h RAM chip? 12 in RAM? <i>Hint: Numbers of</i> M chip, where would address leaving?	of 21
in control distribution (1) set	How many address bits How many memory by How many memory by anks are addressable united. If high-order interleaving B) ₁₆ be located? Also, for Consider a 32-bit micro-associative cache. Assume	are needed for each anks are required as in main memory. In g is used in RAI are a low-order interprocessor that has the cache	M, how many chips would be h RAM chip? 12 in RAM? <i>Hint: Numbers of</i> M chip, where would address leaving? s an on-chip 16-kB four-way has a line size of four 32-b	of 21
d d d d d d d d d d d d d d d d d d d	How many address bits How many memory banks are addressable united If high-order interleaving B) ₁₆ be located? Also, for Consider a 32-bit micro-associative cache. Assurds. Draw a block diagram.	are needed for each anks are required to the main memory. The is used in RAI or a low-order interest to the the that the cache fram of this cache	M, how many chips would be h RAM chip? 12 in RAM? <i>Hint: Numbers of</i> M chip, where would address leaving? s an on-chip 16-kB four-way has a line size of four 32-be showing its organization are	of 21 ss y 10 it
a) set wo	How many address bits How many memory by How many memory by Marks are addressable united If high-order interleaving B) ₁₆ be located? Also, for Consider a 32-bit micro-associative cache. Assured the different address with the different address	are needed for each anks are required as in main memory, and is used in RAI are a low-order interprocessor that has the that the cache fields are used to	M, how many chips would be h RAM chip? 12 in RAM? <i>Hint: Numbers of</i> M chip, where would address leaving? s an on-chip 16-kB four-way has a line size of four 32-b	of 21 ss y 10 it ad

