Microprocessors LAB EC210 Assignment 2

Submitted By:

Suhas S G

201EC263

Nikhil P Reddy

201EC241

2.1 Write an assembly program to take two 32 bit unsigned numbers in to the registers using MOV or MVN instructions and perform the following

(a) Add using ADD, ADDS, ADC

ADD R3, R1, R2 => addition of R2 and R1 stored in R3 without updating the cpsr/(flags Z,C,V,N)

R3: R1 + R2


ADDS R3, R1, R2 =>addition of R2 and R1 stored in R3 and updates the cpsr/(flags Z,C,V,N)


R3: R1 + R2


ADDC R3, R1, R2 =>addition of R2, R1 and carry C stored in R3

R3: R1 + R2 + C

OUTPUTS







As you can notice form the above examples the flags are only updated while using ADDS, and the carry is added to the sum using ADC

(b) Subtract using SUB, SUBS, SBC

SUB R3, R1, R2 => subtraction of R1 from R2 stored in R3 without updating the cpsr/(flags Z,C,V,N)

R3: R1 - R2


SUBS R3, R1, R2 =>subtraction of R1 from R2 stored in R3 and updates the cpsr/(flags Z,C,V,N)


R3: R1 - R2


SBC R3, R1, R2 =>subtraction of R1 and carry C from R2 stored in R3

R3: R1 - R2 - C

OUTPUTS







(c) Reverse subtract using RSB, RSC


RSB R3, R1, R2 => subtraction of R2 from R1 stored in R3 without updating the cpsr/(flags Z,C,V,N)

R3: R2-R1

RSC R3, R1, R2 =>subtraction of R2 and carry C from R1 stored in R3


R3: R1 - R2 - C

OUTPUTS




2.2 (a) Repeat ex 2.1 a,b,c for 32 bit signed numbers


Add using ADD, ADDS, ADC



Subtract using SUB, SUBS, SBC




Reverse subtract using RSB, RSC




(c) Repeat ex 2.1 a,b,c for 64 bit unsigned numbers.

For 64 bit unsigned numbers we use two different registers to store each number and perform operations by using the carry and overflow flag in the CPSR


Add using ADD, ADDS, ADC



Subtract using SUB, SUBS, SBC



Reverse subtract using RSB, RSC




(b) Repeat ex 2.1 a,b,c for 64 bit signed numbers.


For 64 bit signed numbers we use two different registers to store each number and perform operations by using the carry and overflow flag in the CPSR.

And the numbers are represented using 2's complement method otherwise the process is same as the signed numbers

Add using ADD, ADDS, ADC



Subtract using SUB, SUBS, SBC



Reverse subtract using RSB, RSC

