(8M)

II B. Tech I Semester Supplementary Examinations, October/November - 2018 **DIGITAL LOGIC DESIGN**

(Com. to CSE, IT)

Time: 3 hours Max. Marks: 70

Note: 1. Question Paper consists of two parts (Part-A and Part-B)

- 2. Answer ALL the question in Part-A
- 3. Answer any **THREE** Questions from **Part-B**

PART -A

1.	a)	What is Non weighted co	ode? Write some Non weight codes	(4M)
	,	\mathcal{C}	\mathcal{C}	\ /

b) Prove
$$AB + \bar{A}C + BC = AB + \bar{A}C$$
 (3M)

- c) What are advantages of Priority Encoder? (3M)
- d) What is excitation table? write excitation table for JK flip-flop (4M)
- e) Draw the BCD ripple counter logical diagram (4M)
- Write the difference between PLA and PROM (4M)

PART-B

- a) Convert the decimal numbers 350.5, 14.0625, 10², 673.23 to binary, base 4, base (8M)6, base 8, base 16.
 - b) Is it possible to construct a 5 4 1 1 weighted code and also a 6 3 2 1 Weighted (8M)code? Justify your answer
- a) Express the following function as a sum of min terms and as a product of max 3. (8M)terms: $F(A, B, C, D) = \overline{B}D + \overline{A}D + BD$
 - Simplify the following Boolean function $F(A, B, C, D) = \pi(1, 3, 5, 7, 13, 15)$ (8M)
- Explain about Ripple Adder/Subtractor using 1's complement method (8M)a)
 - Implement a full adder with two 4 X1 multiplexers (8M)
- What is a master slave flip flop? Design a clocked master slave JK flip flop (8M)
 - b) Conversion of JK flip flop to D flip flop (8M)
- a) Draw the logic diagram of a 4 bit register with four D flip-flop and four 4X1 (8M)MUXs with mode selection inputs s_1 and s_0 . The register operates according to the following function table:

S_1	S_0	Register operation
0	0	No change
0	1	Complement the four outputs
1	0	Clear register to 0
1	1	Load parallel data

b) Design a 4-bit binary synchronous counter with D flip-flop

(16M)

7. A Combinational circuit defined by functions

A Combinational circuit defined by functions $A(x, y, z) = \sum_{z} (1,2,4,6) \qquad B(x, y, z) = \sum_{z} (0,1,6,7)$ $C(x, y, z) = \sum_{z} (2,6) \qquad D(x, y, z) = \sum_{z} (1,2,3,5,7)$

Implement circuit with 8X4 ROM WWW MANARESULTS . CO. IN