

Computer Architecture

Introduction to Instructions Lecture 4

Dr. Anirban Sengupta, CSE, Prof Indian Institute of Technology Indore Web: http://www.anirban-sengupta.com/




Categories of Instructions



- Arithmetic type
 - Integer
 - Floating Point
- Memory access instruction type
 - Load & Store
- Control flow type
 - Jump
 - Conditional Branch
 - Call & Return

Registers in MIPS







Arithmetic operations

- Most instructions have 3 operands
- Operand order is fixed (destination, source 1, source 2)

Example:

High level code: Z = Y + X

MIPS code: add \$s0, \$s1, \$s2

(\$s0, \$s1 and \$s2 are associated with variables by compiler)



Arithmetic operations

High level code:
$$X = P + Q + R$$
; $Z = Y - X$;

 Operands must be registers, MIPS provides only 32 registers



Instructions

MIPS instructions divided into 5 classes:

- ☐ Arithmetic/logical/shift/comparison
- Control instructions (branch and jump)
- Load/store
- ☐ Other (exception, register movement to/from GP registers, etc.)

Three instruction encoding formats:

- R-type (6-bit opcode, 5-bit rs, 5-bit rt, 5-bit rd, 5-bit shamt, 6-bit function code)
- I-type (6-bit opcode, 5-bit rs, 5-bit rt, 16-bit immediate)
- > J-type (6-bit opcode, 26-bit pseudo-direct address)



MIPS Instruction format

Instruction encoding formats:

R-type (6-bit opcode, 5-bit rs, 5-bit rt, 5-bit rd, 5-bit shamt, 6-bit function code)

31-26	25-21	20-16	15-11	10-6	5-0
opcode	rs	rt	rd	shamt	function

> I-type (6-bit opcode, 5-bit rs, 5-bit rt, 16-bit immediate)

31-26	25-21	20-16	15-0
opcode	rs	rt	imm

J-type (6-bit opcode, 26-bit pseudo-direct address)






Instructions Format: Examples

Ex1

Example: add \$t0, \$s1, \$s2 registers have numbers, \$t0=9, \$s1=17, \$s2=18

31-26	25-21	20-16	15-11	10-6	5-0
opcode	rs	rt	rd	shamt	function

rs = identifier of the first source register rt = identifier of the second source register rd = identifier of the destination register shamt = shift amount funct = differentiates amongst all R-type instructions





Load/Store Instructions

- ✓ Two components for load/Store instructions using memory address
 - ✓ A register whose content are known
 - ✓ An offset stored in 16 bits
- ✓ Offset
 - ✓ It is written in terms of number of bytes
 - ✓ It is but in instruction in terms of number of words
 - √ 32 byte offset is written as 32 but stored as 8
- ✓ Computation of Address is:
 - Adding content of register with offset
- ✓ All address has both these components
- ✓ Register 0 is used when no register is needed to be used
 - ✓ Register 0 always stores value 0



Instructions



Three operand instruction

		i i i i i i i i i i i i i i i i i i i
Category	Example Instruction	Meaning
Arithmetic	add \$t0, \$t1, \$t2 sub \$t0, \$t1, \$t2 addi \$t0, \$t1, 100 mul \$t0, \$t1, \$t2 div \$t0, \$t1, \$t2	\$t0 = \$t1 + \$t2 \$t0 = \$t1 - \$t2 \$t0 = \$t1 + 100 $$t0 = $t1 \times $t2$ \$t0 = \$t1 / \$t2
Logical	and \$t0, \$t1, \$t2 or \$t0, \$t1, \$t2 sll \$t0, \$t1, \$t2 srl \$t0, \$t1, \$t2	\$t0 = \$t1 & \$t2 (Logical AND) \$t0 = \$t1 \$t2 (Logical OR) \$t0 = \$t1 << \$t2 (Shift Left Logical) \$t0 = \$t1 >> \$t2 (Shift Right Logical)
Register Setting	move \$t0, \$t1 li \$t0, 100	\$t0 = \$t1 \$t0 = 100
Data Transfer	lw \$t0, 100(\$t1) lb \$t0, 100(\$t1) sw \$t0, 100(\$t1) sb \$t0, 100(\$t1)	\$t0 = Mem[100 + \$t1] 4 bytes \$t0 = Mem[100 + \$t1] 1 byte Mem[100 + \$t1] = \$t0 4 bytes Mem[100 + \$t1] = \$t0 1 byte
Branch	beq \$t0, \$t1, Label bne \$t0, \$t1, Label bge \$t0, \$t1, Label bgt \$t0, \$t1, Label ble \$t0, \$t1, Label blt \$t0, \$t1, Label	if ($$t0 = $t1$) go to Label if ($$t0 \neq $t1$) go to Label if ($$t0 \geq $t1$) go to Label if ($$t0 > $t1$) go to Label if ($$t0 \leq $t1$) go to Label if ($$t0 < $t1$) go to Label
Set	slt \$t0, \$t1, \$t2 slti \$t0, \$t1, 100	if (\$t1 < \$t2) then \$t0 = 1 else \$t0 = 0 if (\$t1 < 100) then \$t0 = 1 else \$t0 = 0
Jump	j Label jr Sra jal Label	go to Label go to address in \$ra \$ra = PC + 4; go to Label



Memory Organization

- Viewed as a large, single-dimension array, with an address
- A memory address is an index into the array
- "Byte addressing" means that successive addresses

are one byte apart

8 bits of data
8 bits of data

6