# EE2702 MINI PROJECT REPORT ELEVATOR CONTROL SYSTEM

BY – NIKHIL KUMAR YADAV 111601013 CSE(2<sup>nd</sup> year) November 2017

<b>INDEX</b>	<b>7</b>
--------------	----------

1) INTRODUCTION	3
2) What is an Elevator Controller?	4
3) About The Project	5
4) Materials Used in the project	6
5) Detailed overview of project	7
6) Conclusion	12
7) APPENDIX	13
CODE	
CONSTRAINTS	
SCHEMATIC	

# INTRODUCTION

The high growth of the semiconductor industry over the past two decades has put Very Large Scale Integration in demand all over the world. The basics of digital logic theory and techniques are easily understood by the design based on VLSI technology. These are the core fundamentals of the fast, high-speed complex digital circuits. As day to day the technology is gradually improving. So

obviously the designs have to be made simpler for enjoying the benefits. To do that, an Elevator Controller is modeled. In the proposed design a VERILOG RTL code is developed to control the lift moment based on the request it will get.
For that a finite state machine is developed to know from which state to state the controller is changing based on the requests from the end user. Lift is also called as Elevator or car. The design is based on the synchronous input which should be operating with a fixed sort of frequency.

### What is an Elevator Controller?

An elevator is a device designed as a convenience appliance that has evolved to become an unavoidable feature of modern day urban life. An elevator is defined as, "A machine that carries people or goods up and down to different levels in a building or mine". While a standalone elevator Isa simple electro-mechanical device, an elevator system may consist of multiple standalone elevator units whose operations are controlled and coordinated by a master controller. Such controllers are designed to operate with maximum efficiency in terms of service as well as resource utilization. This project details the design of an elevator controller using VERILOG. The Elevators/Lifts are used in multi store buildings as a means of transport between various floors. Elevator is a device designed as a convenience appliance that has evolved to become an unavoidable features of modern day in urban life normally .The lifts is controlled by Microprocessor based systems, which are costlier. It is proposed to design a low cost and compact dedicated controller. The Elevator Controller is a device used to control a lift motion and to indicate the direction of motion, and the present floor level, etc. The device control the lift motion by means of accepting the floor level as input and generate control signals (for control the lift motion) as output.

# **About The Project**

So basically I will implement a elevator control system in the following way -

- Parameters such as current floor number,next floor request, door opened or closed, moving or idle, direction of movement etc will display on a LCD display.
- My project will be applicable for any number of floors but due to input constraints of zybo board we will stick to 16(i.e from 0-15) floors,(if there is no input constraint then my program can be easily modified to any number of group).
- For every floor there will be 2 buttons. One inside the lift and second on the floor to request lift.
- I will implement these buttons using multiplexing that is the same buttons will serve the purpose with a additional select button.
- The lift will have emergency stop button in case emergency. This button will also trigger a alarm.

# **My Elevator Algorithm**

- Continue traveling in the same direction while there are remaining requests in that same direction.
- If there are no further requests in that direction, then stop and become idle, or change direction if there are requests in the opposite direction.

# **Assumptions made in project**

- Doors open immediately when a lift reaches a floor. Doors close immediately before when lift moves.
- Lift takes 1 second(to display my project clearly, I can change later) to move between any two consecutive floors.

## **Materials Used -**

• Zybo board (to program and implement our verilog code)

• 2\*16 LCD Display (to display current floor and the door status)

• 4\*4 Keypad (for input for request)

• 3 L293D Driver Ics (to convert 3.3volts signal from zybo board to 5volts signal

for lcd display)

• 10K Potentiometer (to adjust the contrast of the display)

• Power Supply (to supply 5volts to the display and the Ics)

• Breadboard (for solderless connections)

Jumper Wires (connecting wires)















# **Detailed overview of project**

- This project as a Mealy machine. As the current output (current floor) is a function of current state and input (present floor value and request of floor).
- The LCD display here works as Moore machine as the display is dependent only on the current state.
- The Keypad input is taken when the set button is pressed.

#### **Block Diagram** (General)




# Simplified **State diagram** of the lift (**only 4 floor** represented here) (**up/down** counter)



- x=1 mean lift travels upwards i.e more requests in the same direction.
- x=0 mean lift travels downwards i.e more requests in the same direction.
- x=11 mean lift remains stationary i.e no more pending requests.
- The control signal x is decided on the basis of current input ,current state and pending requests. This is achieved with help of if statements in verilog and with MUX in hardware.
- I have maintained a 16 bit register named request to store pending requests.
- Lcd Display module is a simple state machine. It refreshes itself every 20ms and displays the door opened or closed.

#### How does LCD DISPLAY work?

#### Lcd inialization -




After intialization we need to send data to the lcd. While sending data to print reigister select should be 1 and while writing the RW should be 0. When a data is send remember to send a pluse of enable signal during that time frame. It takes approximately 40 micro seconds to the LCD to complete one writing/reading task.

The whole thing can be implemented using state machine(Moore design). I have implemented in that way. I have used aroung 30~35(numbering is not serial because i wanted to debug it easily).

#### How does the matrix keypad works?

Internal circuit of the 4\*4 matrix keypad




**Step 1:** The first step involved in interfacing the matrix keypad is to write all logic 0's to the rows and all logic 1's to the columns.

**Step 2:** Now the software has to scan the pins connected to columns of the keypad. If it detects a logic 0 in any one of the columns, then a key press was made in that column. This is because the event of the switch press shorts the column line with row line. Hence that column line is driven low.

**Step 3:** Once the column corresponding to the key pressed is located, the next thing that the software has to do is to start writing logic 1's to the rows sequentially (one after the other) and check if that column becomes becomes high. The logic is that if a button in that row was pressed, then the value written to that row will be reflected in the corresponding column as they are short circuited. Note: color of the lines indicate the logic values they return.

# **IMPLEMENTATION**



Current floor 3 and door is open




Current floor 13 and door is closed and lift is moving



# Conclusion

Conclusion
I was finally able to make a elevator control system for a building, and also was able to learn about how to operate Keypad and Lcd. I also thought of a different kind of different algorithms which can be used for a lift like I thought of giving priority to the floors and then operate the lift. Also my code general and can be extended to any number of floors with slight modifications (Current code is just for 16 floors).



```
1
    `timescale 1ns / 1ps
2
3
    module main(
4
        input clk,rset,
        input stop,
input [3:0] row,
5
6
        output reg [3:0] col,
7
        output reg RS=0,
8
9
        output reg RW=0,
10
        output reg E=0,
        output reg [7:0] D=255,
11
        output reg [3:0] led,
12
13
        output reg alarm
14
        );
15
     16
                          INPUTS -
17
              clk - zybo 125MHz onboard clock
18
19
              rset - set button to set the value of the keypad
20
              stop - Emergency stop the lift
              row - to get row input for the keypad
21
                          OUTPUTS -
22
              col - 4 bit register to send signals to the keypad
23
24
              RS - Register select for the LCD DISPLAY
25
              RW - READ/WRITE for the LCD DISPLAY
              E - Enable line of the LCD DISPLAY
D - 8 bit display lines
26
27
              led - Register to store the current value of the keypad
28
              alarm - if the lift is stopped
29
     30
31
    reg [3:0] floor=12;
                                       //floor register maintains the current
32
    floor
33
    req [3:0] nextfloor=0;
                                      //nextfloor register maintains the next
    floor to be visited
    reg [31:0] count_1Hz=0;
34
                                      //counter to count upto 125000000 for 1Hz
    clock from the 1\overline{2}5MHz board clock
    rea clk 1Hz=0:
                                      //1 Hz clock
    reg [15:0] reguest=0;
                                      //register to maintain remaining request of
    floors to visit
    reg door=0;
37
                                      //register to indicate openning or closing
    of the door of the lift
    reg [1:0]ud=0;
                              //register to maintain the direction in which the
    lift is travelling(or stationary)
    reg flag=<mark>0</mark>;
                              //flag register to store the last state of register
39
    ud
40
    reg stopedbefore=0;
                          //register to store if the lift was stoped before
41
42
    reg clk 50Hz=0;
                                      //50Hz derived clock
43
    reg [63:0] count 50Hz=0;
                                      //counter to count upto that 50Hz clock
44
    //Logic for the LCD DISPLAY
45
    //Clock for the LCD DISPLAY
47
    always@(posedge clk)
                                      //Clock changed change to .8ms to refresh
    the lcd fast
48
    begin
            if(count 50Hz==100000)
49
50
51
                count 50Hz <= 0;
52
                clk 5\overline{0}Hz <= clk 50Hz;
            end
53
54
            else
55
            begin
56
                 count 50Hz<=count 50Hz+1;</pre>
57
58
   end
59
    reg [15:0] STATE=3;
                                      //Register to store the value of the state
    of the LCD
```

```
62
                             LOGIC TO DISPLAY
             To intialise to display -
63
                     0x38 is used for 8-bit data initialization.
64
             0x1H for clearing the LCD.
Sending Data to the LCD
65
66
67
                     E=1; enable pin should be high
                     RS=1; Register select should be high for writing the data
68
                     Placing the data on the data registers
69
                     R/W=0; Read/Write pin should be low for writing the data.
70
     71
     always@(posedge clk_50Hz)
72
73
     begin
74
             if(STATE==0)
75
             begin
76
                 D<=8'b11110000;
                 STATE<=1;
77
78
             end
79
             else if(STATE==1)
80
             begin
81
                 STATE<=2;
                 D<=8'b00000001;
82
                                                 //clear screen
83
                 RS<=0;
84
                 E<=1;
85
             end
86
             else if(STATE==2)
87
             begin
               STATE<=3;
88
               E<=0;
89
90
             end
91
             else if(STATE==3)
92
             begin
93
                 STATE<=4;
                                                //set screen 8bit communication
94
                 D<=8'b00001100;
     and 16*2 cursor and blink off
95
                 RS \le 0;
96
                 E<=1;
97
98
             else if(STATE==4)
99
             begin
                 STATE<=13;
100
101
                 E<=0;
102
             end
103
             else if(STATE==13)
104
             begin
               D<=8'b01000110;
105
                                                 //F
               E<=1;
106
107
               RW < = 0;
108
               RS \le 1;
109
               STATE<=14;
110
             end
             else if(STATE==14)
111
112
             begin
               D<=8'b01000110;
113
               E<=<mark>0</mark>;
114
115
               RW \le 0;
               RS \le 1;
116
               STATE<=15;
117
118
             end
             else if(STATE==15)
119
             begin
120
               D<=8'b01101100;
                                                 //1
121
122
               E <= 1;
123
               RW \le 0;
124
               RS \le 1;
               STATE<=16;
125
126
             end
127
             else if(STATE==16)
128
             begin
```

```
129
                  D<=8'b01101100;
130
                  E<=0;
                  RW <= 0;
131
                  RS<=1;
132
133
                  STATE<=17;
134
               end
               else if(STATE==17)
135
136
               begin
                  D<=8'b01101111;
                                                         //0
137
138
                  E <= 1;
                  RW <= 0;
139
140
                  RS \le 1;
                  STATE<=18;
141
142
               end
               else if(STATE==18)
143
144
               begin
                  D<=8'b01101111;
145
146
                  E<=0;
147
                  RW < = 0;
148
                  RS \le 1;
                  STATE<=19;
149
150
               end
               else if(STATE==19)
151
152
               begin
                  D<=8'b01101111;
153
                                                         //0
                  E<=1;
154
155
                  RW < = 0;
                  RS \le 1;
156
                  STATE<=20;
157
158
               end
159
               else if(STATE==20)
160
               begin
                  D<=8'b01101111;
161
162
                  E<=0;
163
                  RW < = 0;
                  RS \le 1;
164
                 STATE<=21;
165
166
167
               else if(STATE==21)
168
               begin
                  D<=8'b01110010;
169
                                                         //r
                  E<=1;
170
171
                  RW < = 0;
172
                 RS<=1;
                  STATE<=22;
173
174
               else if(STATE==22)
175
176
               begin
177
                  D<=8'b01110010;
178
                  E<=0;
                  RW <= 0;
179
                  RS<=1;
180
181
                  STATE<=23;
182
               else if(STATE==23)
183
184
               begin
                  D<=8'b10100000;
185
                                                         //space
186
                  E <= 1;
187
                  RW <= 0;
                  RS<=1;
188
189
                  STATE<=24;
190
               else if(STATE==24)
191
192
               begin
                  D<=8'b10100000;
193
194
                  E<=0;
195
                 RW < = 0;
196
                  RS<=1;
197
                  STATE <= 30;
```

```
198
199
               else if(STATE==30)
                                                                //few STATE intentionally
      left
               begin
200
201
                 D <= 48 + (floor - (floor %10))/10;
                                                                           //floor most
      significant
                 E<=1;
202
203
                 RW < = 0;
204
                 RS \le 1;
205
                 STATE<=31;
206
               end
207
               else if(STATE==31)
208
               begin
                 E<=0;
209
                 STATE<=32;
210
211
               else if(STATE==32)
212
213
               begin
214
                 D < =48 + (floor %10);
                                                                        //floor least
      significant
215
                 E <= 1;
                 RW <= 0;
216
                 RS \le 1;
217
218
                 STATE<=33;
219
               end
220
               else if(STATE==33)
221
               begin
222
                 E<=0;
                 STATE <= 34;
223
224
               end
225
               else if(STATE==34)
226
               begin
                 D<=8'b10100000;
227
                                                       //space
                 E<=1;
228
229
                 RW <= 0;
                 RS \le 1;
230
                 STATE<=35;
231
232
               end
233
               else if(STATE==35)
234
               begin
                 D<=8'b10100000;
235
236
                 E<=0;
237
                 RW < = 0;
238
                 RS \le 1;
                 STATE <= 36;
239
240
               else if(STATE==36)
241
242
               begin
243
                 D<=8'b01000100;
                                                       //D
244
                 E <= 1;
                 RW \le 0;
245
                 RS \le 1;
246
                 STATE<=37;
247
248
249
               else if(STATE==37)
250
               begin
                 D<=8'b01000100;
251
252
                 E<=0;
253
                 RW <= 0;
                 RS \le 1;
254
255
                 STATE<=40;
256
               end
               else if(STATE==40)
                                                                //few STATE intentionally
257
      left
258
               begin
                                                                //door status
259
                 if(door==0)
260
                   D<=8'b11111111;
261
                 else
                   D<=8'b11011011;
262
```

```
263
                 E <= 1;
264
                 RW <= 0;
                 RS<=1;
265
266
                 STATE<=41;
267
              end
268
              else if(STATE==41)
              begin
269
                 E<=0;
270
271
                 STATE<=42;
272
              end
              else if(STATE==42)
273
                   STATE<=43;
274
275
              else if(STATE==43)
                   STATE<=44;
276
277
              else if(STATE==44)
278
                   STATE<=1;
279
              else
                STATE<=41;
280
281
      end
282
      //Logic for the Keypad
283
      reg [3:0] key_value;
                                             //4 v=bit reg to store the current input
284
                                             //counter to count upto that 500KHz clock
285
      reg [16:0] count_500khz;
286
      reg [2:0] state;
                                             //state variable register
      reg key_flag;
reg clk_500khz;
287
                                             // flag variable
288
                                             //derived clock 500KHz
289
      reg [3:0] col_reg;
                                             //4 bit column reg
290
      reg [3:0] row_reg;
                                             //4 bit row reg
291
292
      always @(posedge clk)
                                             //20 ms clock
293
      begin
294
          if(rset)
295
          begin
296
              clk_500khz <= 0;
297
               count_500khz <= 0;
298
          end
299
          else
          begin
300
301
               if(count_500khz>=250)
302
303
                   clk_500khz<=~clk_500khz;
                   count_500khz <= 0;
304
305
              end
306
              else
                   count_500khz<=count_500khz+1;</pre>
307
308
           end
      end
309
310
311
      always @(posedge clk_500khz)
                                             //Logic to determine the input form the
      keypad
312
      begin
          if(rset)
313
          begin
314
315
              col<=4'b0000;
316
               state<=0;
317
          end
318
          else
319
          begin
             case (state)
320
              0: begin
321
                     col[3:0]<=4'b0000;
322
323
                     key flag<=1'b0;
                     if(row[3:0]!=4'b1111)
324
325
                     begin
326
                       state<=1;
                       col[3:0]<=4'b1110;
327
328
                     end
329
                   else
330
                       state<=0;
```

```
331
                   end
332
               1:
                   begin
                       if(row[3:0]!=4'b1111)
333
                      begin
334
335
                       state<=5;
336
                      end
337
                      else
338
                      begin
339
                            state<=2;
                            col[3:0]<=4'b1101;
340
341
                      end
342
                   end
               2: begin
343
344
                      if(row[3:0]!=4'b1111)
345
                     begin
346
                        state<=5;
347
                      end
348
                     else
349
                     begin
350
                        state<=3;
                        col[3:0]<=4'b1011;
351
352
                     end
353
                    end
354
             3:
                    begin
355
                     if(row[3:0]!=4'b1111)
                     begin
356
357
                        state<=5;</pre>
358
                     end
                     else
359
360
                     begin
361
                        state<=4;
                        col[3:0]<=4'b0111;
362
363
                     end
364
                    end
365
             4:
                      if(row[3:0]!=4'b1111)
366
367
                      begin
                            state<=5;
368
369
                      end
370
                      else
371
                            state<=0;
372
                    end
            5:
373
                    begin
                       if(row[3:0]!=4'b1111)
374
                      begin
375
376
                             col_reg<=col;
377
                             row_reg<=row;</pre>
378
                             state<=5;
379
                             key_flag<=1'b1;</pre>
380
                      end
                      else
381
382
                      begin
383
                            state<=0;
384
                      end
385
                    end
386
          endcase
387
        end
388
      end
389
390
391
       always @(clk_500khz or col_reg or row_reg)
                                                             //Decoding the input from
      the current input
392
393
           begin
394
               if(key_flag==1'b1)
395
396
397
                        begin
398
```

```
399
                          case ({col_reg,row_reg})
400
                           8'b1110_1110:key_value<=0;
401
402
                           8'b1110_1101:key_value<=1;
403
404
                           8'b1110_1011:key_value<=2;
405
406
407
                           8'b1110_0111:key_value<=3;
408
409
410
                           8'b1101 1110:key value<=4;
411
412
413
                           8'b1101_1101:key_value<=5;
414
                           8'b1101 1011:key value<=6;
415
416
                           8'b1101_0111:key_value<=7;
417
418
419
420
                           8'b1011_1110:key_value<=8;
421
422
423
                           8'b1011_1101:key_value<=9;
424
                           8'b1011_1011:key_value<=10;
425
426
                           8'b1011_0111:key_value<=11;
427
428
429
430
                           8'b0111_1110:key_value<=12;
431
432
433
                           8'b0111_1101:key_value<=13;
434
                           8'b0111_1011:key_value<=14;
435
436
437
                           8'b0111_0111:key_value<=15;
438
                          endcase
439
440
441
                   end
442
        end
443
444
445
     //To assign the current key value to the register led at the posivite edge
446
447
     always@(posedge rset)
448
     begin
449
        led<=key_value;</pre>
450
     end
451
452
     //Elevator logic
453
     always@(posedge(clk))
454
     begin
             if(count_1Hz==125000000)
                                                        //1Hz clock
455
456
             begin
                 count 1Hz <= 0;
457
                 clk_1Hz <= clk_1Hz;
458
459
460
             else
                 count_1Hz<=count_1Hz+1;</pre>
461
462
     end
     //To determine the next floor based upon input , ud , flag , pending
464
     request.
465
```

```
466
                               LOGIC DETERMINE THE NEXT FLOOR
467
                      The lift Continues traveling in the same
468
                      direction while there are remaining
                      requests in that same direction.
469
                      If there are no further requests in that
470
                      direction, then stop and become idle,
471
                      or change direction if there are
472
                      requests in the opposite direction.
473
474
     475
     always@(posedge clk)
476
     begin
477
              if(request[led]==0 && rset==1)
                                                                //if we recive a new
     request
478
                  request[led]<=1;</pre>
              if(door==1)
479
                                                                //if door is opened
     it implies that the current floor is visited
480
                  request[floor]<=0;</pre>
481
              if(ud==0 && led<nextfloor && floor<led)</pre>
                                                                //if lift is going up
     and the entered floor is b/w nextfloor and current floor
482
                  nextfloor<=led;
              else if(ud==1 && led>nextfloor && floor>led)
                                                                //if lift is coming
483
     down and the entered floor is b/w nextfloor and current floor
484
                  nextfloor<=led;</pre>
485
              if(ud==2'b11 && flag==1)
                                                                //if the lift is now
     stationary and was travelling downwards
486
              begin
487
                    if(request[0]==1 && floor==0)
488
                      nextfloor<=0;
489
                    else if(request[1]==1 && floor>1)
                      nextfloor<=1;
490
491
                    else if(request[2]==1 && floor>2)
                      nextfloor<=2;</pre>
492
493
                    else if(request[3]==1 && floor>3)
494
                      nextfloor<=3;
495
                    else if(request[4]==1 && floor>4)
496
                      nextfloor<=4;
497
                    else if(request[5]==1 && floor>5)
498
                      nextfloor<=5;
499
                    else if(request[6]==1 && floor>6)
500
                      nextfloor<=6;
501
                    else if(request[7]==1 && floor>7)
502
                      nextfloor<=7;
503
                    else if(request[8]==1 && floor>8)
                      nextfloor<=8;
504
                    else if(request[9]==1 && floor>9)
505
506
                      nextfloor<=9;
                    else if(request[10]==1 && floor>10)
507
508
                      nextfloor<=10;</pre>
509
                    else if(request[11]==1 && floor>11)
510
                      nextfloor<=11;
                    else if(request[12]==1 && floor>12)
511
                      nextfloor<=12;</pre>
512
                    else if(request[13]==1 && floor>13)
513
514
                      nextfloor<=13;</pre>
515
                    else if(request[14]==1 && floor>14)
516
                      nextfloor<=14;</pre>
517
                    else if(request[15]==1 && floor>15)
                      nextfloor<=15;
518
                    else if(request[0]==1 && floor==0)
519
                      nextfloor<=0;
520
521
                    else if(request[1]==1 && floor<1)</pre>
                      nextfloor<=1;</pre>
522
523
                    else if(request[2]==1 && floor<2)</pre>
                      nextfloor<=2;
524
                    else if(request[3]==1 && floor<3)</pre>
525
526
                      nextfloor<=3;</pre>
527
                    else if(request[4]==1 && floor<4)</pre>
528
                      nextfloor<=4;</pre>
```

```
else if(request[5]==1 && floor<5)</pre>
529
530
                         nextfloor<=5;
531
                       else if(request[6]==1 && floor<6)</pre>
                         nextfloor<=6;</pre>
532
                       else if(request[7]==1 && floor<7)</pre>
533
534
                         nextfloor<=7;
                       else if(request[8]==1 && floor<8)</pre>
535
                         nextfloor<=8;</pre>
536
                       else if(request[9]==1 && floor<9)</pre>
537
538
                         nextfloor<=9;
                       else if(request[10]==1 && floor<10)</pre>
539
540
                         nextfloor<=10;</pre>
541
                       else if(request[11]==1 && floor<11)</pre>
                         nextfloor<=11;
542
543
                       else if(request[12]==1 && floor<12)</pre>
                         nextfloor<=12;
544
545
                       else if(request[13]==1 && floor<13)</pre>
                         nextfloor<=13;</pre>
546
                       else if(request[14]==1 && floor<14)</pre>
547
548
                         nextfloor<=14;</pre>
549
                       else if(request[15]==1 && floor<15)</pre>
                         nextfloor<=15;</pre>
550
551
                end
                else if(ud==2'b11 && flag==0)
                                                                        //if the lift is now
552
      stationary and was travelling upwards
553
                begin
                       if(request[0]==1 \&\& floor==0)
554
555
                        nextfloor<=0;
                       else if(request[1]==1 && floor<1)</pre>
556
557
                        nextfloor<=1;</pre>
                       else if(request[2]==1 && floor<2)</pre>
558
559
                        nextfloor<=2;
560
                       else if(request[3]==1 && floor<3)</pre>
561
                        nextfloor<=3;</pre>
562
                       else if(request[4]==1 && floor<4)</pre>
563
                        nextfloor<=4;
564
                       else if(request[5]==1 && floor<5)</pre>
565
                        nextfloor<=5;
                       else if(request[6]==1 && floor<6)</pre>
566
567
                        nextfloor<=6;</pre>
568
                       else if(request[7]==1 && floor<7)</pre>
569
                        nextfloor<=7;</pre>
570
                       else if(request[8]==1 && floor<8)</pre>
                        nextfloor<=8;
571
                       else if(request[9]==1 && floor<9)</pre>
572
                        nextfloor<=9;</pre>
573
574
                       else if(request[10]==1 && floor<10)</pre>
575
                        nextfloor<=10;</pre>
576
                       else if(request[11]==1 && floor<11)</pre>
577
                        nextfloor<=11;
578
                       else if(request[12]==1 && floor<12)</pre>
579
                        nextfloor<=12;
580
                       else if(request[13]==1 && floor<13)</pre>
                        nextfloor<=13;
581
                       else if(request[14]==1 && floor<14)</pre>
582
583
                        nextfloor<=14;
584
                       else if(request[15]==1 && floor<15)</pre>
585
                        nextfloor<=15;
                       else if(request[0]==1 && floor==0)
586
                        nextfloor<=0:
587
588
                       else if(request[1]==1 && floor>1)
589
                        nextfloor<=1;</pre>
590
                       else if(request[2]==1 && floor>2)
591
                        nextfloor<=2;
592
                       else if(request[3]==1 && floor>3)
593
                        nextfloor<=3;
594
                       else if(request[4]==1 && floor>4)
595
                        nextfloor<=4;</pre>
596
                       else if(request[5]==1 && floor>5)
```

```
597
                      nextfloor<=5;</pre>
598
                      else if(request[6]==1 && floor>6)
                      nextfloor<=6;</pre>
599
600
                     else if(request[7]==1 && floor>7)
601
                      nextfloor<=7;</pre>
                      else if(request[8]==1 && floor>8)
602
603
                      nextfloor<=8;</pre>
                      else if(request[9]==1 && floor>9)
604
605
                      nextfloor<=9;</pre>
606
                     else if(request[10]==1 && floor>10)
607
                      nextfloor<=10;</pre>
608
                      else if(request[11]==1 && floor>11)
                      nextfloor<=11;</pre>
609
                      else if(request[12]==1 && floor>12)
610
                      nextfloor<=12;</pre>
611
                      else if(request[13]==1 && floor>13)
612
                      nextfloor<=13;
613
                     else if(request[14]==1 && floor>14)
614
615
                      nextfloor<=14;</pre>
616
                     else if(request[15]==1 && floor>15)
                      nextfloor<=15;</pre>
617
618
               end
619
      end
620
621
      //Lift movement logic
622
      always@(posedge (clk_1Hz))
      begin
623
               if(nextfloor==floor)
624
625
               begin
626
                   door <= 1:
                                                           //door opened
                   ud<=2'b11;
                                                            //ud = 11 means lift
627
      stationary
               end
628
629
               else
630
               begin
                                                           //door closed
631
                   door <= 0;
632
               if(nextfloor>floor && ud!=10)
633
634
               begin
635
                   ud<=0;
                                                           //ud = 0 means lift
      travelling upwards
                   flaq <= 0:
636
637
                   floor<=floor+1;
                                                           //incrementing floor
638
               else if(nextfloor<floor && ud!=10)</pre>
639
               begin
640
                   ud<=1;
                                                            //ud = 1 means lift
641
      travelling downwards
642
                   flag<=1;
643
                   floor<=floor-1;
                                                           //decrementing floor
               end
644
645
               if(stop==1)
                                                           //Stop the elevator
646
               begin
647
                        ud<=10;
                                                            //undetermined state
648
                        stopedbefore<=1;
649
                        alarm<=1;
                                                            //alarm on
650
               end
               if(stopbefore==1 && stop==0)
651
652
               begin
                        ud<=11;
                                                           //Stationory
653
                        stopbefore<=0;
654
                                                            //alarm off
655
                        alarm <= 0;
               end
656
657
658
      end
      endmodule
659
```

```
##Clock signal
     set_property -dict { PACKAGE_PIN L16
                                               IOSTANDARD LVCMOS33 } [get_ports { clk }
     ]; #IO_L11P_T1_SRCC_35 Sch=sysclk
     ##Switches
     set_property -dict { PACKAGE_PIN G15
                                               IOSTANDARD LVCMOS33 } [get_ports
     { stop }]; #IO_L19N_T3_VREF_35 Sch=SW0
     set_property -dict { PACKAGE_PIN R18
                                               IOSTANDARD LVCMOS33 } [get ports
 8
     { rset }]; #IO_L20N_T3_34 Sch=BTN0
10
     set property CLOCK DEDICATED ROUTE FALSE [get nets rset]
11
     ##Pmod Header JC
12
     set_property -dict { PACKAGE PIN V15
                                               IOSTANDARD LVCMOS33 } [get ports { RS }
13
     ]; #I0 L10P T1 34 Sch=JC1 P
     set_property -dict { PACKAGE_PIN W15
                                               IOSTANDARD LVCMOS33 } [get ports { RW }
14
     ]; #IO_L10N_T1_34 Sch=JC1_N
15
     set property -dict { PACKAGE PIN T11
                                               IOSTANDARD LVCMOS33 } [get ports { E }
     ]; #IO_L1P_T0_34 Sch=JC2_P
     set_property -dict { PACKAGE_PIN T10 IOSTANDARD LVCMOS33 } [get_ports { alarm }
16
     ]; #IO_L1N_T0_34 Sch=JC2_N
17
18
     ##Pmod Header JD
     set_property -dict { PACKAGE_PIN T14
                                               IOSTANDARD LVCMOS33 } [get_ports { D
19
     [0] }]; #I0_L5P_T0_34 Sch=JD1_P
     set_property -dict { PACKAGE_PIN T15
[1] }]; #IO_L5N_T0_34 Sch=JD1_N
20
                                               IOSTANDARD LVCMOS33 } [get_ports { D
21
     set_property -dict { PACKAGE_PIN P14
                                               IOSTANDARD LVCMOS33 } [get_ports { D
     [2] }]; #I0_L6P_T0_34 Sch=JD2_P
     set_property -dict { PACKAGE_PIN R14
22
                                               IOSTANDARD LVCMOS33 } [get_ports { D
     [3] }]; #IO_L6N_T0_VREF_34 Sch=JD2_N
     set_property -dict { PACKAGE_PIN UI4
23
                                               IOSTANDARD LVCMOS33 } [get_ports { D
     [4] }]; #IO_L11P_T1_SRCC_34 Sch=JD3_P set_property -dict { PACKAGE_PIN U15
                                               IOSTANDARD LVCMOS33 } [get_ports { D
24
     set property -dict { PACKAGE PIN V17
25
                                               IOSTANDARD LVCMOS33 } [get_ports { D
     [6] }]; #IO L21P T3 DQS 34 Sch=JD4 P
26
     set_property -dict { PACKAGE_PIN V18
                                               IOSTANDARD LVCMOS33 } [get_ports { D
     [7] }]; #IO_L21N_T3_DQS_34 Sch=JD4 N
27
     ##Pmod Header JE
     set_property -dict { PACKAGE_PIN V12
[0] }]; #I0_L4P_T0_34 Sch=JE1
                                               IOSTANDARD LVCMOS33 } [get ports { row
     set_property -dict { PACKAGE_PIN W16
                                               IOSTANDARD LVCMOS33 } [get_ports { row
29
     [1] }]; #IO L18N T2 34 Sch=JE2
     set_property -dict { PACKAGE_PIN J15
30
                                               IOSTANDARD LVCMOS33 } [get_ports { row
     [2] }]; #I0_25_35 Sch=JE3
31
     set_property -dict { PACKAGE_PIN H15
                                               IOSTANDARD LVCMOS33 } [get_ports { row
     [3] }]; #IO_L19P_T3_35 Sch=JE4
set_property -dict { PACKAGE_PIN V13
[0] }]; #IO_L3N_T0_DQS_34 Sch=JE7
32
                                               IOSTANDARD LVCMOS33 } [get_ports { col
     set_property -dict { PACKAGE_PIN U17
33
                                               IOSTANDARD LVCMOS33 } [get_ports { col
     [1] }]; #IO L9N T1 DQS 34 Sch=JE8
     set_property -dict { PACKAGE_PIN T17
                                               IOSTANDARD LVCMOS33 } [get_ports { col
34
     [2] }]; #I0_L20P_T3_34 Sch=JE9
     set_property -dict { PACKAGE_PIN Y17
[3] }]; #IO_L7N_T1_34 Sch=JE10
35
                                               IOSTANDARD LVCMOS33 } [get_ports { col
36
37
     set_property -dict { PACKAGE PIN M14
                                               IOSTANDARD LVCMOS33 } [get ports { led
     [0] }]; #I0 L23P T3 35 Sch=LED0
     set_property -dict { PACKAGE_PIN M15
39
                                               IOSTANDARD LVCMOS33 } [get ports { led
    [1] }]; #IO_L23N_T3_35 Sch=LED1
set_property -dict { PACKAGE_PIN G14
[2] }]; #IO_0_35=Sch=LED2
40
                                               IOSTANDARD LVCMOS33 } [get ports { led
     set_property -dict { PACKAGE_PIN D18
                                               IOSTANDARD LVCMOS33 } [get ports { led
41
     [3] }]; #IO_L3N_T0_DQS_AD1N_35 Sch=LED3
```

