

NuMicro® Family**1T 8051-based Microcontroller**

N76S003 Series

Technical Reference Manual

The information described in this document is the exclusive intellectual property of Nuvoton Technology Corporation and shall not be reproduced without permission from Nuvoton.

Nuvoton is providing this document only for reference purposes of NuMicro® microcontroller and microprocessor based system design. Nuvoton assumes no responsibility for errors or omissions.

All data and specifications are subject to change without notice.

For additional information or questions, please contact: Nuvoton Technology Corporation.

www.nuvoton.com

TABLE OF CONTENTS

1 GENERAL DESCRIPTION	8
1.1 Key Features and Applications.....	8
2 FEATURES	9
3 PARTS INFORMATION	12
3.1 N76S003 Series Package Type	12
3.2 N76S003 Series Selection Gude	12
4 PIN CONFIGURATION	13
4.1 N76S003 Series Pin Diagram.....	13
4.1.1 TSSOP 20-pin Package	13
4.1.2 QFN 20-pin Package	14
4.2 N76S003 Pin Description	15
5 BLOCK DIAGRAM.....	18
5.1 N76S003 Series Block Diagram.....	18
6 FUNCTION DESCRIPTION	19
6.1 Memory Organization.....	19
6.1.1 Program Memory.....	19
6.1.2 Data Flash	20
6.1.3 Config Bytes.....	20
6.1.4 Data Memory.....	26
6.1.5 Special Function Register (SFR).....	28
6.2 System Manager.....	161
6.2.1 Clock System	161
6.2.2 Power Management.....	168
6.2.3 Reset System.....	170
6.2.4 Interrupt System	179
6.3 Flash Memory Contorl	183
6.3.1 In-Application-Programming (IAP)	183
6.3.2 In-Circuit-Programming (ICP)	193
6.3.3 On-Chip-Debugger (OCD)	194
6.3.4 96-Bit Unique Code (UCID)	195
6.4 General Purpose IO (GPIO)	196
6.4.1 GPIO Mode	196
6.4.2 Register Description.....	198
6.4.3 Read-Modify-Write Instructions	209
6.4.4 External Interrupt Pins	209
6.4.5 Pin Interrupt.....	220
6.5 Timer.....	226

6.5.1 Timer/Counter 0 and 1	226
6.5.2 Timer2 And Input Capture	234
6.5.3 Timer3	249
6.6 Watchdog Timer (WDT)	252
6.6.1 Overview	252
6.6.2 Functional Description	252
6.6.3 Register Description	255
6.7 Self Wake-Up Timer (WKT)	257
6.7.1 Overview	257
6.7.2 Block Diagram	257
6.7.3 Register Description	257
6.8 Serial Port (UART0 & UART1)	260
6.8.1 Overview	260
6.8.2 Functional Description	260
6.8.3 Register Description	267
6.9 Serial Peripheral Interface (SPI)	281
6.9.1 Overview	281
6.9.2 Block Diagram	281
6.9.3 Functional Description	281
6.9.4 Register Description	288
6.10 Inter-Integrated Circuit (I ² C)	293
6.10.1 Overview	293
6.10.2 Functional Description	293
6.10.3 Register Description	305
6.11 Pulse Width Modulated (PWM)	314
6.11.1 Overview	314
6.11.2 Functional Description	314
6.11.3 Register Description	320
6.12 12-Bit Analog-To-Digital Converter (ADC)	337
6.12.1 Overview	337
6.12.2 Block Diagram	337
6.12.3 Functional Description	338
6.12.4 Register Description	340
6.13 Instruction Set	350
7 APPLICATION CIRCUIT	354
7.1 Power Supply Scheme	354
7.2 Peripheral Application Scheme	355
8 ELECTRICAL CHARACTERISTICS	356
9 PACKAGE DIMENSIONS	357

9.1 TSSOP 20-pin (4.4 x 6.5 x 0.9 mm)	357
9.2 QFN 20-pin (3.0 x 3.0 x 0.8 mm).....	358
10 ABBREVIATIONS.....	359
10.1 Abbreviations.....	359
11 REVISION HISTORY	360

LIST OF FIGURES

Figure 4.1-1 Pin Assignment of QFN-20 Package	14
Figure 5.1-1 N76S003 Series Functional Block Diagram	18
Figure 6.1-1 N76S003 Program Memory Map and Boot Select	20
Figure 6.1-2 CONFIG0 Any Reset Reloading	22
Figure 6.1-3 CONFIG2 Power-On Reset Reloading	24
Figure 6.1-4 Data Memory Map	26
Figure 6.1-5 Internal 256 Bytes RAM Addressing	27
Figure 6.2-1 Clock System Block Diagram	161
Figure 6.2-2 Power on and Reset Timing	171
Figure 6.2-3 Boot Selecting Diagram	176
Figure 6.4-1 Quasi-Bidirectional Mode Structure	197
Figure 6.4-2 Push-Pull Mode Structure	197
Figure 6.4-3 Input-Only Mode Structure	197
Figure 6.4-4 Open-Drain Mode Structure	198
Figure 6.4-5 Pin Interface Block Diagram	221
Figure 6.5-1 Timer/Counters 0 and 1 in Mode 0	226
Figure 6.5-2 Timer/Counters 0 and 1 in Mode 1	227
Figure 6.5-3 Timer/Counters 0 and 1 in Mode 2	227
Figure 6.5-4 Timer/Counter 0 in Mode 3	228
Figure 6.5-5 Timer 2 Full Function Block Diagram	235
Figure 6.5-6 Timer 2 Auto-Reload Mode Block Diagram	236
Figure 6.5-7 Timer 2 Compare Mode Block Diagram	237
Figure 6.5-8 Timer 3 Block Diagram	249
Figure 6.6-1 WDT as A Time-Out Reset Timer	254
Figure 6.6-2 Watchdog Timer Block Diagram	254
Figure 6.7-1 Self Wake-Up Timer Block Diagram	257
Figure 6.8-1 Serial Port Mode 0 Timing Diagram	260
Figure 6.8-2 Serial Port Mode 1 Timing Diagram	261
Figure 6.8-3 Serial Port Mode 2 and 3 Timing Diagram	262
Figure 6.9-1 SPI Block Diagram	281
Figure 6.9-2 SPI Multi-Master, Multi-Slave Interconnection	282
Figure 6.9-3 SPI Single-Master, Single-Slave Interconnection	283
Figure 6.9-4 SPI Clock Formats	285
Figure 6.9-5 SPI Clock and Data Format with CPHA = 0	286
Figure 6.9-6 SPI Clock and Data Format with CPHA = 1	286
Figure 6.9-7 SPI Overrun Waveform	288

Figure 6.9-8 SPI Interrupt Request	288
Figure 6.10-1 I ² C Bus Interconnection	293
Figure 6.10-2 I ² C Bus Protocol	294
Figure 6.10-3 START, Repeated START, and STOP Conditions	294
Figure 6.10-4 Master Transmits Data to Slave by 7-bit	295
Figure 6.10-5 Master Reads Data from Slave by 7-bit.....	295
Figure 6.10-6 Data Format of One I ² C Transfer.....	295
Figure 6.10-7 Acknowledge Bit	296
Figure 6.10-8 Arbitration Procedure of Two Masters	296
Figure 6.10-9 Control I ² C Bus according to the Current I ² C Status	297
Figure 6.10-10 Flow and Status of Master Transmitter Mode	298
Figure 6.10-11 Flow and Status of Master Receiver Mode	299
Figure 6.10-12 Flow and Status of Slave Receiver Mode.....	300
Figure 6.10-13 Flow and Status of General Call Mode	301
Figure 6.10-14 I ² C Time-Out Counter	303
Figure 6.10-15 Hold Time extend enable.....	308
Figure 6.11-1 PWM Block Diagram.....	315
Figure 6.11-2 PWM and Fault Brake Output Control Block Diagram	316
Figure 6.11-3 PWM Edge-aligned Type Waveform	317
Figure 6.11-4 PWM Center-aligned Type Waveform.....	318
Figure 6.11-5 PWM Complementary Mode with Dead-time Insertion	319
Figure 6.11-6 Fault Brake Function Block Diagram	319
Figure 6.11-7 PWM Interrupt Type.....	320
Figure 6.12-1 12-bit ADC Block Diagram.....	337
Figure 6.12-2 External Triggering ADC Circuit	339
Figure 6.12-3 ADC Result Comparator	339
Figure 7.1-1 NuMicro N76S003 Power Supply Circuit.....	354
Figure 7.2-1 NuMicro N76S003 Peripheral Interface Circuit	355
Figure 9.1-1 TSSOP-20 Package Dimension	357
Figure 9.2-1 QFN-20 Package Dimension.....	358

LIST OF TABLES

Table 1.1-1 NuMicro N76S003 Series Key Features Support Table	8
Table 4.1-1 Pin Assignment of TSSOP-20 Package	13
Table 4.2-1 Pin Description	17
Table 6.1-1 N76S003 Special Function Register Memory Map	36
Table 6.2-1 Interrupt Vectors	180
Table 6.2-2 Interrupt Priority Level Setting	181
Table 6.2-3 Characteristics of Each Interrupt Source	181
Table 6.3-1 IAP Modes and Command Codes	184
Table 6.4-1 Configuration for Different I/O Modes	196
Table 6.6-1 Watchdog Timer-out Interval Under Different Pre-scalars.....	253
Table 6.8-1 Serial Port UART0 Mode / Baudrate Description	263
Table 6.8-2 Serial Port UART1 Mode / baudrate Description.....	264
Table 6.9-1 Slave Select Pin Configurations	283
Table 6.9-2 SPI Master Clock Rate Define Table	284
Table 6.9-3 SPI Clock Suspend Interval Select	284
Table 6.9-4 Slave Select Pin Configurations	287
Table 6.13-1 Instructions That Affect Flag Settings	350
Table 6.13-2 Instruction Set	353
Table 10.1-1 List of Abbreviations.....	359

1 GENERAL DESCRIPTION

The NuMicro N76S003 Series is an embedded Flash type 1T 8051-based microcontroller. The instruction set is fully compatible with the standard 80C51 and performance enhanced. It supports 16 MHz core speed and features up to 18 Kbytes Flash memory, 256 Bytes of RAM and 1 Kbyte of auxiliary RAM (XRAM), 4 Kbytes of Flash loader memory (LDROM), 2.4V to 5.5V operating voltage, and -40°C to 105°C operating temperature.

The N76S003 Series also provides plenty of peripherals including two 16-bit Timers, one 16-bit Timer with three-channel input capture mode, one Watchdog Timer, one Self Wake-up Timer, one 16-bit auto-reload Timer3 for general purpose or baud rate generator, two UARTs with frame error detection and automatic address recognition, one set of SPI, one set of I²C, six enhanced PWM output channels, eight-channel shared pin interrupt for all I/O, and eight-channel of 12-bit 500 kSPS ADC.

Supported small form factor packages include two types, TSSOP 20-pin and QFN 20-pin.

For the development, Nuvoton provides the NuMaker evaluation board and Nuvoton Nu-Link debugger. The 3rd Party IDE such as Keil C51, IAR EW8051, and NuEclipse SDCC compilers are also supported.

1.1 Key Features and Applications

Product Line	UART	I ² C	SPI	Timer	PWM	ADC
N76S003	2	1	1	4	6	8

Table 1.1-1 NuMicro N76S003 Series Key Features Support Table

The N76S003 Series is suitable for a wide range of applications such as:

- Home appliances
- LED lighting controls
- Motor controls
- Industrial automation

2 FEATURES

Core and System

8051

- Fully static design 8-bit high performance 1T 8051-based CMOS microcontroller
- Instruction set fully compatible with MCS-51
- 4-priority-level interrupts capability
- Dual Data Pointers (DPTRs)

Power On Reset (POR)

- POR with 1.15V threshold voltage level

Brown-out Detector (BOD)

- 4-level selection, with brown-out interrupt and reset option (4.4V / 3.7V / 2.7V / 2.2V)

Low Voltage Reset (LVR)

- LVR with 2.0V threshold voltage level

Security

- 96-bit Unique ID (UID)
- 128-bit Unique Customer ID (UCID)
- 128-bytes security protection memory SPROM (only for 32KB/16KB APROM)

Memories

Flash

- 18 Kbytes of APROM for User Code
- 4/3/2/1 Kbytes of Flash for loader (LDROM) configure from APROM for In-System-Programmable (ISP)
- Flash Memory accumulated with pages of 128 Bytes from APROM by In-Application-Programmable (IAP) means whole APROM can be used as Data Flash
- An additional 128 bytes security protection memory SPROM
- Code lock for security by CONFIG

SRAM

- 256 Bytes on-chip RAM
- Additional 1 KBytes on-chip auxiliary RAM (XRAM) accessed by MOVX instruction

Clocks

Internal Clock Source

- Default 16 MHz high-speed internal oscillator (HIRC) trimmed to $\pm 1\%$ (accuracy at 25 °C, 3.3 V), $\pm 2\%$ in -20~105°C, $\pm 4\%$ in -40~20°C
- 10 kHz low-speed internal oscillator (LIRC) calibrating to $\pm 10\%$ typically

Timers

16-bit Timer	<ul style="list-style-type: none">Two 16-bit Timers/Counters 0 and 1 compatible with standard 8051One 16-bit Timer2 with three-channel input capture module and 9 input pin can be selectedOne 16-bit auto-reload Timer3, which can be the baud rate clock source of UART0 and UART1
Watchdog	<ul style="list-style-type: none">6-bit free running up counter for WDT time-out intervalSelectable time-out interval is 6.40 ms ~ 1.638s since $WDT_CLK = 10 \text{ kHz}$ (LIRC)Able to wake up from Power-down or Idle modeInterrupt or reset selectable on watchdog time-out
Wake-up Timer	<ul style="list-style-type: none">16-bit free running up counter for time-out interval.Clock sources from LIRCSelf Wake-up wake up from Power-down or Idle mode, and auto reload count valueSupports Interrupt
PWM	<ul style="list-style-type: none">Up to 6 output pins can be selectedSupports maximum clock source frequency up to 16 MHzSupports independent mode for PWM outputSupports complementary mode for 3 complementary paired PWM output channelsSupports 16-bit resolution PWM counterSupports mask function and tri-state enable for each PWM pinPWM0 module support Dead-time insertion with 8-bit resolutionPWM0 module Supports brake functionPWM0 module Supports trigger ADC on the following events

Analog Interfaces

Analog-to-Digital Converter (ADC)	<ul style="list-style-type: none">Analog input voltage range: 0 ~ AV_{DD}12-bit resolution and 10-bit accuracy is guaranteedUp to 8 single-end analog input channels1 internal channel, it is band-gap voltage (VBG)Up to 500 KSPS sampling rate.Software trigger 1 to ADCS bitExternal pin (STADC) triggerPWM trigger
--	--

Communication Interfaces

UART	<ul style="list-style-type: none"> Supports up to 2 UARTs: UART0 & UART1 Full-duplex asynchronous communications Supports programmable 9th bit Supports TXD and RXD of UART0 pins exchangeable via software
I²C	<ul style="list-style-type: none"> 1 set of I²C device Supports Master/Slave mode Bidirectional data transfer between masters and slaves 7-bit addressing mode Supports standard mode (100 kbps) and Fast mode (400 kbps). Supports 8-bit time-out counter requesting the I²C interrupt if the I²C bus hangs up and timer-out counter overflows Supports hold time programmable
SPI	<ul style="list-style-type: none"> 1 set of SPI device Supports Master or Slave mode operation Supports MSB first or LSB first transfer sequence Slave mode up to 12 MHz
GPIO	<ul style="list-style-type: none"> Four I/O modes: <ul style="list-style-type: none"> Quasi-bidirectional mode Push-Pull output mode Open-Drain output mode Input only with high impedance mode Schmitt trigger input / TTL mode selectable Each I/O pin configured as interrupt source with edge/level trigger setting Standard interrupt pins INT0 and INT1 Supports high drive and high sink current I/O Maximum I/O Speed is 12 MHz Supports wake-up function
ESD & EFT	
ESD	<ul style="list-style-type: none"> HBM ± 7 kV
EFT	<ul style="list-style-type: none"> ± 4.4 kV
Latch-up	<ul style="list-style-type: none"> ± 200 mA

3 PARTS INFORMATION

3.1 N76S003 Series Package Type

Package is Halogen-free, RoHS-compliant and TSCA-compliant.

	TSSOP20	QFN20					
Part No.	N76S003AT20	N76S003AQ20					
	Connectivity						

3.2 N76S003 Series Selection Guide

Part Number	Flash (KB)	SRAM (KB)	LDROM (KB) ^[1]	I/O	Timer	PWM	ISO 7816-3 ^[2]	UART	SPI	I ² C	ADC(12-Bit)	Package
N76S003AQ20	18	1	4	18	4	6	-	2	1	1	8-ch	QFN20
N76S003AT20	18	1	4	18	4	6	-	2	1	1	8-ch	TSSOP20

Note:

1. ISP ROM programmable 1/2/3/4 KB Flash for user program loader (LDROM) share from ARPOM.
2. This document is only for 16/32 KB Flash size part number product.

4 PIN CONFIGURATION

4.1 N76S003 Series Pin Diagram

4.1.1 TSSOP 20-pin Package

Corresponding Part Number: N76S003AT20




Table 4.1-1 Pin Assignment of TSSOP-20 Package

4.1.2 QFN 20-pin Package

Corresponding Part Number: N76S003AQ20




Figure 4.1-1 Pin Assignment of QFN-20 Package

4.2 N76S003 Pin Description

Pin Number		Symbol	Multi-Function Description ^[1]
N76S003AT20	N76S003AQ		
9	5	VDD	POWER SUPPLY: Supply voltage V _{DD} for operation.
7	3	VSS	GROUND: Ground potential.
16	12	P0.0	Port 0 bit 0.
		PWM0_CH3	PWM0 output channel 3.
		SPI0_MOSI	SPI master output/slave input.
		IC3	Input capture channel 3.
		T1	External count input to Timer/Counter 1 or its toggle output.
17	13	P0.1	Port 0 bit 1.
		PWM0_CH4	PWM0 output channel 4.
		IC4	Input capture channel 4.
		SPI0_MISO	SPI master input/slave output.
18	14	P0.2	Port 0 bit 2.
		ICE_CLK	ICP / OCD clock input.
		UART1_RXD	Serial port 1 receive input.
		[I2C0_SCL] ^[3]	I ² C clock.
19	15	P0.3	Port 0 bit 3.
		ADC_CH6	ADC input channel 6.
		PWM0_CH5	PWM0 output channel
		IC5	Input capture channel 5.
20	16	P0.4	Port 0 bit 4.
		PWM0_CH3	PWM0 output channel 3.
		IC3	Input capture channel 3.
		ADC_CH5	ADC input channel 5.
		STADC	External start ADC trigger
1	20	P0.5	Port 0 bit 5.
		PWM0_CH2	PWM0 output channel 2.
		IC6	Input capture channel 6.
		T0	External count input to Timer/Counter 0 or its toggle output.
		ADC_CH4	ADC input channel 5.
2	19	P0.6	Port 0 bit 6.
		UART0_TXD ^[2]	Serial port 0 transmit data output.
		ADC_CH3	ADC input channel 3.

Pin Number		Symbol	Multi-Function Description ^[1]
N76S003AT20	N76S003AQ		
3	1	P0.7	Port 0 bit 7.
		UART0_RXD	Serial port 0 receive input.
		ADC_CH2	ADC input channel 2.
15	7	P1.0	Port 1 bit 0.
		PWM0_CH2	PWM0 output channel 2.
		IC2	Input capture channel 2.
		SPI0_CLK	SPI clock.
14	8	P1.1	Port 1 bit 1
		PWM0_CH1	PWM0_CH1: PWM0 output channel 1.
		IC1	Input capture channel 1.
		ADC_CH7	ADC input channel 7.
		CLKO	System clock output.
13	9	P1.2	Port 1 bit 2.
		PWM0_CH0	PWM0 output channel 0.
		IC0	Input capture channel 0.
12	11	P1.3	Port 1 bit 3.
		I2C0_SCL	I ² C clock.
		[STADC] ^[4]	External start ADC trigger
11	10	P1.4	Port 1 bit 4.
		PWM0_CH1	PWM0 output channel 1.
		I2C0_SDA	I ² C data.
		PWM0_BRAKE	Fault Brake input.
10	6	P1.5	Port 1 bit 5.
		PWM0_CH5	PWM0 output channel 5.
		IC7	Input capture channel 7.
		SPI0_SS	SPI slave select input.
8	4	P1.6	P1.6: Port 1 bit 6.
		ICE_DAT	ICP / OCD data input or output.
		UART1_TXD/	Serial port 1 transmit data output.
		[I2C0_SDA] ^[3]	I ² C data.
6	2	P1.7	Port 1 bit 7.
		INT1	External interrupt 1 input.
		ADC_CH0	ADC input channel 0.

Pin Number		Symbol	Multi-Function Description ^[1]	
N76S003AT20	N76S003AQ			
4	18	P2.0/ nRESET	Port 2 bit 0 input pin available when RPD (CONFIG0.2) is programmed as 0. nRESET pin is a Schmitt trigger input pin for hardware device reset. A low on this pin resets the device. nRESETpin has an internal pull-up resistor allowing power-on reset by simply connecting an external capacitor to GND.	
		P3.0 ADC_CH1 INT0 OSCIN	Port 3 bit 0 available when the internal oscillator is used as the system clock. ADC input channel 1. External interrupt 0 input. If the ECLK mode is enabled, Xin is the external clock input pin.	
Note:				
1. All I/O pins can be configured as a interrupt pin. This feature is not listed in multi-function description.				
2. UART0_TXD and UART0_RXD pins are software exchangeable by UART0PX (AUXR1.2).				
3. [I2C] alternate function remapping option. I ² C pins is software switched by I2CPX (I2CON.0).				
4. [STADC] alternate function remapping option. STADC pin is software switched by STADCPX(ADCCON1.6).				
5. PIOx register decides which pins are PWM or GPIO.				

Table 4.2-1 Pin Description

5 BLOCK DIAGRAM

5.1 N76S003 Series Block Diagram

Figure 5.1-1 N76S003 Series Functional Block Diagram shows the N76S003 functional block diagram and gives the outline of the device. User can find all the peripheral functions of the device in the diagram.




Figure 5.1-1 N76S003 Series Functional Block Diagram

6 FUNCTION DESCRIPTION

6.1 Memory Organization

A standard 80C51 based microcontroller divides the memory into two different sections, Program Memory and Data Memory. The Program Memory is used to store the instruction codes, whereas the Data Memory is used to store data or variations during the program execution.

The Data Memory occupies a separate address space from Program Memory. In N76S003, there are 256 Bytes of internal scratch-pad RAM. For many applications those need more internal RAM, the N76S003 provides another on-chip 1K Bytes of RAM, which is called XRAM, accessed by MOVX instruction.

The whole embedded Flash, functioning as Program Memory, is divided into three blocks: Application ROM (APROM) normally for User Code, Loader ROM (LDROM) normally for Boot Code, and CONFIG bytes for hardware initialization. Actually, APROM and LDROM function in the same way but have different size. Each block is accumulated page by page and the page size is 128 Bytes. The Flash control unit supports Erase, Program, and Read modes. The external writer tools though specific I/O pins, In-Application-Programming (IAP), or In-System-Programming (ISP) can both perform these modes.

6.1.1 Program Memory

The Program Memory stores the program codes to execute as shown in Figure 6.1-1 N76S003 Program Memory Map. After any reset, the CPU begins execution from location 0000H.

To service the interrupts, the interrupt service locations (called interrupt vectors) should be located in the Program Memory. Each interrupt is assigned with a fixed location in the Program Memory. The interrupt causes the CPU to jump to that location with where it commences execution of the interrupt service routine (ISR). External Interrupt 0, for example, is assigned to location 0003H. If External Interrupt 0 is going to be used, its service routine should begin at location 0003H. If the interrupt is not going to be used, its service location is available as general purpose Program Memory.

The interrupt service locations are spaced at an interval of eight Bytes: 0003H for External Interrupt 0, 000BH for Timer 0, 0013H for External Interrupt 1, 001BH for Timer 1, etc. If an interrupt service routine is short enough (as is often the case in control applications), it can reside entirely within the 8-Byte interval. However longer service routines should use a JMP instruction to skip over subsequent interrupt locations if other interrupts are in use.

The N76S003 provides two internal Program Memory blocks APROM and LDROM. Although they both behave the same as the standard 8051 Program Memory, they play different roles according to their ROM size. The APROM on N76S003 can be up to 32K/16K Bytes. User Code is normally put inside. CPU fetches instructions here for execution. The MOVC instruction can also read this region.

The other individual Program Memory block is called LDROM. The normal function of LDROM is to store the Boot Code for ISP. It can update APROM space and CONFIG bytes. The code in APROM can also re-program LDROM. For ISP details and configuration bit setting related with APROM and LDROM, see Section 6.3.1.5 In-System-Programming (ISP). Note that APROM and LDROM are hardware individual blocks, consequently if CPU re-boots from LDROM, CPU will automatically re-vector Program Counter 0000H to the LDROM start address. Therefore, CPU accounts the LDROM as an independent Program Memory and all interrupt vectors are independent from APROM.

CONFIG1

7	6	5	4	3	2	1	0
-	-	-	-	-	LDSIZE[2:0]		
-	-	-	-	-	R/W		

Factory default value: 1111 1111b

Bit	Name	Description
[2:0]	LDSIZE[2:0]	<p>LDRAM Size Select</p> <p>This field selects the size of LDROM.</p> <p>111 = No LDROM. APROM is 18K Bytes. 110 = LDROM is 1K Bytes. APROM is 17K Bytes. 101 = LDROM is 2K Bytes. APROM is 16K Bytes. 100 = LDROM is 3K Bytes. APROM is 15K Bytes. 0xx = LDROM is 4K Bytes. APROM is 14K Bytes.</p>




Figure 6.1-1 N76S003 Program Memory Map and Boot Select

6.1.2 Data Flash

N76S003 Series Data Flash is shared with APROM or LDROM. Any page of APROM or LDROM can be used as non-volatile Data Flash storage and size no need special configuration. The base address of Data Flash is determined by applying IAP, For IAP details, please see Chapter 6.3 Flash Memory Control

In-Application-Programming (IAP). All of embedded Flash memory is 128 bytes per page erased.

6.1.3 Config Bytes

The N76S003 has several hardware configuration bytes, called CONFIG, those are used to configure the hardware options such as the security bits, system clock source, and so on. These hardware options can be re-configured through the parallel Writer, In-Circuit-Programming (ICP), or In-Application-Programming (IAP). Several functions, which are defined by certain CONFIG bits are also available to be re-configured by SFR. Therefore, there is a need to load such CONFIG bits into respective SFR bits.

Such loading will occur after resets. These SFR bits can be continuously controlled via user's software.

Note: CONFIG bits marked as “-” should always keep un-programmed.

CONFIG0

7	6	5	4	3	2	1	0
CBS	-	OCDPWM	OCDEN	-	RPD	LOCK	-
R/W	-	R/W	R/W	-	R/W	R/W	-

Factory default value: 1111 1111b

Bit	Name	Description
[7]	CBS	CONFIG Boot Select This bit defines from which block that MCU re-boots after resets except software reset. 1 = MCU will re-boot from APROM after resets except software reset. 0 = MCU will re-boot from LDROM after resets except software reset.
[5]	OCDPWM	PWM Output State Under OCD Halt This bit decides the output state of PWM when OCD halts CPU. 1 = Tri-state pins those are used as PWM outputs. 0 = PWM continues. Note that this bit is valid only when the corresponding PIO bit of PWM channel is set as 1.
[4]	OCDEN	OCD Enable 1 = OCD Disabled. 0 = OCD Enabled. Note: If MCU runs in OCD debug mode and OCDEN = 0, hard fault reset will be disabled and only Hard F flag be asserted.
[2]	RPD	Reset Pin Disable 1 = The reset function of P2.0/Nrst pin Enabled. P2.0/Nrst functions as the external reset pin. 0 = The reset function of P2.0/Nrst pin Disabled. P2.0/Nrst functions as an input-only pin P2.0.
[1]	LOCK	Chip Lock Enable 1 = Chip is unlocked. Flash Memory is not locked. Their contents can be read out through a parallel Writer/ICP programmer. 0 = Chip is locked. Whole Flash Memory is locked. Their contents read through a parallel Writer or ICP programmer will be all blank (FFH). Programming to Flash Memory is invalid. Note that CONFIG bytes are always unlocked and can be read. Hence, once the chip is locked, the CONFIG bytes cannot be erased or programmed individually. The only way to disable chip lock is execute “whole chip erase”. However, all data within the Flash Memory and CONFIG bits will be erased when this procedure is executed. If the chip is locked, it does not alter the IAP function.




Figure 6.1-2 CONFIG0 Any Reset Reloading

CONFIG1

7	6	5	4	3	2	1	0
-	-	-	-	-	-	LDSIZE[2:0]	
-	-	-	-	-	-	R/W	

Factory default value: 1111 1111b

Bit	Name	Description
[2:0]	LDSIZE[2:0]	LDRAM Size Select 111 = No LDROM. APROM is 18K Bytes. 110 = LDROM is 1 KBytes. APROM is 17 KBytes. 101 = LDROM is 2 KBytes. APROM is 16 KBytes. 100 = LDROM is 3 KBytes. APROM is 15 KBytes. 0xx = LDROM is 4 KBytes. APROM is 14 KBytes.

CONFIG2

7	6	5	4	3	2	1	0
CBODEN	CBOV[2:0]			BOIAP	CBORST	-	-
R/W	R/W			R/W	R/W	-	-

Factory default value: 1111 1111b

Bit	Name	Description
[7]	CBODEN	CONFIG Brown-Out Detect Enable 1 = Brown-out detection circuit on. 0 = Brown-out detection circuit off.
[5:4]	CBOV[1:0]	CONFIG Brown-Out Voltage Select 11 = V_{BOD} is 2.2V. 10 = V_{BOD} is 2.7V. 01 = V_{BOD} is 3.7V. 00 = V_{BOD} is 4.4V.
[3]	BOIAP	Brown-Out Inhibiting IAP This bit decides whether IAP erasing or programming is inhibited by brown-out status. This bit is valid only when brown-out detection is enabled. 1 = IAP erasing or programming is inhibited if V_{DD} is lower than V_{BOD} . 0 = IAP erasing or programming is allowed under any workable V_{DD} .
[2]	CBORST	CONFIG Brown-Out Reset Enable This bit decides whether a brown-out reset is caused by a power drop below V_{BOD} . 1 = Brown-out reset Enabled. 0 = Brown-out reset Disabled.




Figure 6.1-3 CONFIG2 Power-On Reset Reloading

CONFIG4

7	6	5	4	3	2	1	0
				WDTEN[3:0]	-	-	-
			R/W	-	-	-	-

Factory default value: 1111 1111b

Bit	Name	Description
[7:4]	WDTEN[3:0]	WDT Enable This field configures the WDT behavior after MCU execution. 1111 = WDT is Disabled. WDT can be used as a general purpose timer via software control. 0101 = WDT is Enabled as a time-out reset timer and it stops running during Idle or Power-down mode. Others = WDT is Enabled as a time-out reset timer and it keeps running during Idle or Power-down mode.
[3:0]	-	Reserved

6.1.4 Data Memory

6.1.4.1 Internal Data Memory




Figure 6.1-4 Data Memory Map

Figure 6.1-4 Data Memory Map shows the internal Data Memory spaces available on N76S003. Internal Data Memory occupies a separate address space from Program Memory. The internal Data Memory can be divided into three blocks. They are the lower 128 bytes of RAM, the upper 128 bytes of RAM, and the 128 bytes of SFR space. Internal Data Memory addresses are always 8-bit wide, which implies an address space of only 256 bytes. Direct addressing higher than 7FH will access the special function registers (SFR) space and indirect addressing higher than 7FH will access the upper 128 bytes of RAM. Although the SFR space and the upper 128 bytes of RAM share the same logic address, 80H through FFH, actually they are physically separate entities. Direct addressing to distinguish with the higher 128 bytes of RAM can only access these SFR. Sixteen addresses in SFR space are either byte-addressable or bit-addressable. The bit-addressable SFR are those whose addresses end in 0H or 8H.

The lower 128 bytes of internal RAM are present in all 80C51 devices. The lowest 32 bytes as general purpose registers are grouped into 4 banks of 8 registers. Program instructions call these registers as R0 to R7. Two bits RS0 and RS1 in the Program Status Word (PSW[3:4]) select which Register Bank is used. It benefits more efficiency of code space, since register instructions are shorter than instructions that use direct addressing. The next 16 bytes above the general purpose registers (byte-address 20H through 2FH) form a block of bit-addressable memory space (bit-address 00H through 7FH). The 80C51 instruction set includes a wide selection of single-bit instructions, and the 128 bits in this area can be directly addressed by these instructions. The bit addresses in this area are 00H through 7FH.

Either direct or indirect addressing can access the lower 128 bytes space. However, the upper 128 bytes can only be accessed by indirect addressing.

Another application implemented with the whole block of internal 256 bytes RAM is used for the stack. This area is selected by the Stack Pointer (SP), which stores the address of the top of the stack. Whenever a JMP, CALL or interrupt is invoked, the return address is placed on the stack. There is no restriction as to where the stack can begin in the RAM. By default however, the Stack Pointer contains 07H at reset. User can then change this to any value desired. The SP will point to the last used value. Therefore, the SP will be incremented and then address saved onto the stack. Conversely, while popping from the stack the contents will be read first, and then the SP is decreased.




Figure 6.1-5 Internal 256 Bytes RAM Addressing

6.1.4.2 On-Chip XRAM

The N76S003 provides additional on-chip 1 Kbytes auxiliary RAM called XRAM to enlarge the RAM space. It occupies the address space from 00H through FFH. The 1 Kbytes of XRAM are indirectly accessed by move external instruction MOVX @DPTR or MOVX @Ri. (See the demo code below.) Note that the stack pointer cannot be located in any part of XRAM.

XRAM demo code:

Assembler:

```
MOV R0, #23H      ;write #5AH to XRAM with address @23H
MOV A, #5AH
MOVX @R0,A
MOV R1, #23H      ;read from XRAM with address @23H
MOVX A, @R1
MOV DPTR, #0023H    ;write #5BH to XRAM with address @0023H
MOV A, #5BH
MOVX @DPTR,A
MOV DPTR, #0023H    ;read from XRAM with address @0023H
MOVX A, @DPTR
```

C51:

```
unsigned char temp;          //define data variable
unsigned char xdata xtemp _at_ 0x23;//define variable at xdata 0x23;
xtemp = 0x5B;                // write #5BH to XRAM with address @0023H
xtemp++;
temp = xtemp;               //read from XRAM with address @0023H
```

6.1.5 Special Function Register (SFR)

The N76S003 uses Special Function Registers (SFR) to control and monitor peripherals and their modes. The SFR reside in the register locations 80 to FFH and are accessed by direct addressing only. SFR those end their addresses as 0H or 8H are bit-addressable. It is very useful in cases where user would like to modify a particular bit directly without changing other bits via bit-field instructions. All other SFR are byte-addressable only. The N76S003 contains all the SFR presenting in the standard 8051. However some additional SFR are built in. Therefore, some of unused bytes in the original 8051 have been given new functions. The SFR are listed below.

6.1.5.1 SFR Page Selection

To accommodate more than 128 SFR in the 0x80 to 0xFF address space, SFR paging has been implemented. By default, all SFR accesses target SFR Page 0. During device initialization, some SFR located on SFR Page 1 may need to be accessed. The register SFRS is used to switch SFR addressing page.

SFRS – SFR Page Selection

Regiser	Address	Reset Value
SFRS	91H, all pages, TA protected	0000_0000b

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	SFRPAGE
-	-	-	-	-	-	-	R/W

Bit	Name	Description
[0]	SFRPAGE	SFR Page Select 0 = Instructions access SFR page 0. 1 = Instructions access SFR page 1.

Switch SFR page demo code:

```
MOV TA, #0AAH      ;switch to SFR page 1  
MOV TA, #55H  
MOV SFRS, #01H  
  
MOV TA, #0AAH      ;switch to SFR page 0  
MOV TA, #55H  
MOV SFRS, #00H
```

6.1.5.2 *Timed Access Protection (TA)*

The N76S003 has several features such as WDT and Brown-out detection that are crucial to proper operation of the system. If leaving these control registers unprotected, errant code may write undetermined value into them and results in incorrect operation and loss of control. To prevent this risk, the N76S003 has a protection scheme, which limits the write access to critical SFR. This protection scheme is implemented using a timed access (TA). The following registers are related to the TA process.

TA – Timed Access

7	6	5	4	3	2	1	0
TA[7:0]							
W							

Address: C7H, all pages Reset value: 0000 0000b

Bit	Name	Description
[7:0]	TA[7:0]	Timed Access The timed access register controls the access to protected SFR. To access protected bits, user should first write AAH to the TA and immediately followed by a write of 55H to TA. After these two steps, a writing permission window is opened for 4 clock cycles during this period that user may write to protected SFR.

In timed access method, the bits, which are protected, have a timed write enable window. A write is successful only if this window is active, otherwise the write will be discarded. When the software writes AAH to TA, a counter is started. This counter waits for 3 clock cycles looking for a write of 55H to TA. If the second write of 55H occurs within 3 clock cycles of the first write of AAH, then the timed access window is opened. It remains open for 4 clock cycles during which user may write to the protected bits. After 4 clock cycles, this window automatically closes. Once the window closes, the procedure should be repeated to write another protected bits. Note that the TA protected SFR are required timed access for writing but reading is not protected. User may read TA protected SFR without giving AAH and 55H to TA register. The suggestion code for opening the timed access window is shown below.

```
(CLR EA)      ;if any interrupt is enabled, disable temporarily
MOV TA,#0AAH
MOV TA,#55H
(Instruction that writes a TA protected register)
(SETBEA)      ;resume interrupts enabled
```

Any enabled interrupt should be disabled during this procedure to avoid delay between these three writings. If there is no interrupt enabled, the CLR EA and SETB EA instructions can be left out.

Examples of timed access are shown to illustrate correct or incorrect writing process.

Example 1,

```
MOV TA,#0AAH      ;3 clock cycles
MOV TA,#55H       ;3 clock cycles
ORL WDCON,#data  ;4 clock cycles
```

Example 2,

```
MOV TA,#0AAH      ;3 clock cycles
MOV TA,#55H       ;3 clock cycles
NOP              ;1 clock cycle
ANL BODCON0,#data;4 clock cycles
```

Example 3,

```
MOV TA,#0AAH      ;3 clock cycles
MOV TA,#55H       ;3 clock cycles
MOV WDCON,#data1 ;3 clock cycles
ORL BODCON0,#data2 ;4 clock cycles
```

Example 4,

```
MOV TA,#0AAH      ;3 clock cycles
NOP              ;1 clock cycle
MOV TA,#55H       ;3 clock cycles
```

```
ANL BODCON0,#data;4 clock cycles
```

In the first example, the writing to the protected bits is done before the 3-clock-cycle window closes. In example 2, however, the writing to BODCON0 does not complete during the window opening, there will be no change of the value of BODCON0. In example 3, the WDCON is successful written but the BODCON0 write is out of the 3-clock-cycle window. Therefore, the BODCON0 value will not change either. In Example 4, the second write 55H to TA completes after 3 clock cycles of the first write TA of AAH, and thus the timed access window is not opened at all, and the write to the protected byte affects nothing.

6.1.5.3 Dual DPTRs

The original 8051 contains one DPTR (data pointer) only. With single DPTR, it is difficult to move data from one address to another with wasting code size and low performance. The N76S003 provides two data pointers. Thus, software can load both a source and a destination address when doing a block move. Once loading, the software simply switches between DPTR and DPTR1 by the active data pointer selection DPS (AUXR0.0) bit.

An example of 64 bytes block move with dual DPTRs is illustrated below. By giving source and destination addresses in data pointers and activating cyclic makes block RAM data move more simple and efficient than only one DPTR. The INC AUXR0 instruction is the shortest (2 bytes) instruction to accomplish DPTR toggling rather than ORL or ANL. For AUXR0.1 contains a hard-wired 0, it allows toggling of the DPS bit by incrementing AUXR0 without interfering with other bits in the register.

```
MOV R0,#64      ;number of bytes to move
MOV DPTR,#D_Addr ;load destination address
INC AUXR0        ;change active DPTR
MOV DPTR,#S_Addr ;load source address
LOOP:
    MOVX A,@DPTR   ;read source data byte
    INC AUXR0       ;change DPTR to destination
    MOVX @DPTR,A    ;write data to destination
    INC DPTR         ;next destination address
    INC AUXR0       ;change DPTR to source
    INC DPTR         ;next source address
    DJNZ R0,LOOP
    INC AUXR0       ;(optional) restore DPS
```

AUXR0 also contains a general purpose flag GF2 in its bit 3 that can be set or cleared by the user via software.

DPL – Data Pointer Low Byte

Regiser	Address	Reset Value
DPL	82H, all pages	0000_0000b

7	6	5	4	3	2	1	0
DPL[7:0]							
R/W							

Bit	Name	Description
[7:0]	DPL[7:0]	Data Pointer Low Byte This is the low byte of 16-bit data pointer. DPL combined with DPH serve as a 16-bit data pointer DPTR to access indirect addressed RAM or Program Memory. DPS (AUXR1.0) bit decides which data pointer, DPTR or DPTR1, is activated.

DPH – Data Pointer High Byte

Regiser	Address	Reset Value
DPH	83H, all pages	0000_0000b

7	6	5	4	3	2	1	0
DPH[7:0]							
R/W							

Bit	Name	Description
[7:0]	DPH[7:0]	Data Pointer High Byte This is the high byte of 16-bit data pointer. DPH combined with DPL serve as a 16-bit data pointer DPTR to access indirect addressed RAM or Program Memory. DPS (AUXR1.0) bit decides which data pointer, DPTR or DPTR1, is activated.

AUXR1 – Auxiliary Register 1

Regiser	Address	Reset Value
AUXR1	A2H, all pages	POR 0000_0000b, Software 1U00_0000b nRESET pin U100_0000b Others UUU0_0000b

7	6	5	4	3	2	1	0
SWRF	RSTPINF	HardF	-	GF2	UART0PX	0	DPS
R/W	R/W	R/W	-	R/W	R/W	R	R/W

Bit	Name	Description
[3]	GF2	General Purpose Flag 2 The general purpose flag that can be set or cleared by the user via software.
[0]	DPS	Data Pointer Select 0 = Data pointer 0 (DPTR) is active by default. 1 = Data pointer 1 (DPTR1) is active. After DPS switches the activated data pointer, the previous inactivated data pointer remains its original value unchanged.

6.1.5.4 SFR Memory Map

	Addr	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F
0	F8	SCON_1	PDTEN	PDTCNT	PMEN	PMD	PORDIS	EIP1	EIPH1
1							-		-
0	F0	B	CAPCON3	CAPCON4	SPCR SPCR2	SPSR	SPDR	AINDIDS	EIPH
1							-	-	-
0	E8	ADCCON0	PICON	PINEN	PIPN	PIF	C2L	C2H	EIP
1									-
0	E0	ACC	ADCCON1	ADCCON2	ADCDLY	C0L	C0H	C1L	C1H
1									
0	D8	PWMCON0	PWMPL	PWM0L	PWM1L	PWM2L	PWM3L	PIOCON0	PWMCON1
1	D0	PSW	PWMPH	PWM0H	PWM1H	PWM2H	PWM3H	PNP	FBD
0									
1	C8	T2CON	T2MOD	RCMP2L	RCMP2H	TL2 PWM4L	TH2 PWM5L	ADCMPL	ADCMPH
0	C0	I2CON	I2ADDR	ADCRL	ADCRH			-	-
1				-	-				
0	B8	IP	SADEN	SADEN_1	SADDR_1	I2DAT	I2STAT	I2CLK	I2TOC
1	B0	P3	P0M1 P0S	P0M2 P0SR	P1M1 P1S	P1M2 P1SR	P2S	-	IPH PWMINTC
0									
1	A8	IE	SADDR	WDCON	BODCON1	P3M1 P3S	P3M2 P3SR	IAPFD	IAPCN
0	A0	P2	-	AUXR1	BODCON0	IAPTRG	IAPUEN	IAPAL	IAPAH
1									
0	98	SCON	SBUF	SBUF_1	EIE	EIE1	-	-	CHPCON
1	90	P1	SFRS	CAPCON0	CAPCON1	CAPCON2	CKDIV	CKSWT	CKEN
0	88	TCON	TMOD	TL0	TL1	TH0	TH1	CKCON	WKCON
1									
0	80	P0	SP	DPL	DPH	RCTRIM0	RCTRIM1	RWK	PCON
1									

Note: Unoccupied addresses in the SFR space marked in “-“ are reserved for future use. Accessing these areas will have an indeterminate effect and should be avoided.

Table 6.1-1 N76S003 Special Function Register Memory Map

6.1.5.5 SFR Bit Description And Reset Value

N76S003

Symbol	Definition	Addr Page	MSB						LSB[1]	Reset Value ^[2]	
EIPH1	Extensive interrupt priority high 1	FFH (0)	-	-	-	-	-	PWKTH	PT3H	PSH_1 0000 0000b	
EIP1	Extensive interrupt priority 1	FEH (0)	-	-	-	-	-	PWKT	PT3	PS_1 0000 0000b	
PMD	PWM mask data	FCH	-	-	PMD5	PMD4	PMD3	PMD2	PMD1	PMD0 0000 0000b	
PMEN	PWM mask enable	FBH	-	-	PMEN5	PMEN4	PMEN3	PMEN2	PMEN1	PMENO 0000 0000b	
PDTCNT ^[4]	PWM dead-time counter	FAH			PDTCNT[7:0]						0000 0000b
PDTEN ^[4]	PWM dead-time enable	F9H	-	-	-	PDTCNT.8	-	PDT45EN	PDT23EN	PDT01EN	0000 0000b
SCON_1	Serial port 1 control	F8H	SM0_1/ FE_1	SM1_1	SM2_1	REN_1	TB8_1	RB8_1	TL_1	RI_1	0000 0000b
EIPH	Extensive interrupt priority high	F7H	PT2H	PSPIH	PFBH	PWDTH	PPWMH	PCAPH	PPIH	PI2CH	0000 0000b
AINDIDS	ADC channel digital input disable	F6H	P11DIDS	P03DIDS	P04DIDS	P05DIDS	P06DIDS	P07DIDS	P30DIDS	P17DIDS	0000 0000b
SPDR	SPI data	F5H (0)			SPDR[7:0]						0000 0000b
SPSR	SPI status	F4H	SPIF	WCOL	SPIOVF	MODF	DISMODF	TXBUF	-	-	0000 0000b
SPCR	SPI control	F3H (0)	SSOE	SPIEN	LSBFE	MSTR	CPOL	CPHA	SPR[1:0]		0000 0000b
SPCR2	SPI control 2	F3H (1)	-	-	-	-	-	-	SPIS[1:0]		0000 0000b
CAPCON4	Input capture control 4	F2H	-	-	-	-	CAP23	CAP22	CAP21	CAP20	0000 0000b
CAPCON3	Input capture control 3	F1H	CAP13	CAP12	CAP11	CAP10	CAP03	CAP02	CAP01	CAP00	0000 0000b
B	B register	F0H	B.7	B.6	B.5	B.4	B.3	B.2	B.1	B.0	0000 0000b
EIP	Extensive interrupt priority	EFH	PT2	PSPI	PFB	PWDT	PPWM	PCAP	PPI	PI2C	0000 0000b
C2H	Input capture 2 high byte	EEH			C2H[7:0]						0000 0000b
C2L	Input capture 2 low byte	EDH			C2L[7:0]						0000 0000b
PIF	Pin interrupt flag	ECH	PIF7	PIF6	PIF5	PIF4	PIF3	PIF2	PIF1	PIF0	0000 0000b
PIPEN	Pin interrupt high level/rising edge enable	EBH	PIPEN7	PIPEN6	PIPEN5	PIPEN4	PIPEN3	PIPEN2	PIPEN1	PIPEN0	0000 0000b
PINEN	Pin interrupt low level/falling edge enable	EAH	PINEN7	PINEN6	PINEN5	PINEN4	PINEN3	PINEN2	PINEN1	PINEN0	0000 0000b
PICON	Pin interrupt control	E9H	PIT67	PIT45	PIT3	PIT2	PIT1	PIT0ADC	PIPS[1:0]		0000 0000b
ADCCON0	ADC control 0	E8H (0)	ADCF	ADCS	ETGSEL1	ETGSEL0	ADCHS3	ADCHS2	ADCHS1	ADCHS0	0000 0000b
C1H	Input capture 1 high byte	E7H			C1H[7:0]						0000 0000b
C1L	Input capture 1 low byte	E6H			C1L[7:0]						0000 0000b
C0H	Input capture 0 high byte	E5H			C0H[7:0]						0000 0000b
C0L	Input capture 0 low byte	E4H			C0L[7:0]						0000 0000b
ADCDLY	ADC trigger delay	E3H			ADCDLY[7:0]						0000 0000b
ADCCON2	ADC control 2	E2H (0)	ADFBEN	ADCMPOP	ADCMPEN	ADCMPO	-	-	-	ADCDLY.8	0000 0000b
ADCCON1	ADC control 1	E1H (0)	OCEN	STADCPX	ADCDIV[1:0]		ETGTYP[1:0]		ADCEX	ADCEN	0000 0000b
ACC	Accumulator	E0H	ACC.7	ACC.6	ACC.5	ACC.4	ACC.3	ACC.2	ACC.1	ACC.0	0000 0000b
PWMCON1	PWM control 1	DFH	PWMMOD[1:0]		GP	PWMTYP	FBINEN	PWMDIV[2:0]			0000 0000b
PIOCON0	PWM I/O switch 0	DEH	-	-	PIO05	PIO04	PIO03	PIO02	PIO01	PIO00	0000 0000b
PWM3L	PWM0 channel 3 duty low byte	DDH			PWM3[7:0]						0000 0000b

Symbol	Definition	Addr Page	MSB							LSB[1]	Reset Value ^[2]
PWM2L	PWM0 channel 2 duty low byte	DCH	PWM2[7:0]							0000 0000b	
PWM1L	PWM0 channel 1 duty low byte	DBH	PWM1[7:0]							0000 0000b	
PWM0L	PWM0 channel 0 duty low byte	DAH	PWM0[7:0]							0000 0000b	
PWMPL	PWM period low byte	D9H	PWMP[7:0]							0000 0000b	
PWMCON0	PWM0 control register 0	D8H	PWMRUN	LOAD	PWMF	CLRPWM	-	-	-	-	0000 0000b
FBD	Brake data	D7H	FBF	FBINLS	FBD5	FBD4	FBD3	FBD2	FBD1	FBD0	0000 0000b
PNP	PWM negative polarity	D6H	-	-	PNP5	PNP4	PNP3	PNP2	PNP1	PNP0	0000 0000b
PWM3H	PWM0 channel 3 duty high byte	D5H	PWM3[15:8]							0000 0000b	
PWM2H	PWM0 channel 2 duty high byte	D4H	PWM2[15:8]							0000 0000b	
PWM1H	PWM0 channel 1 duty high byte	D3H	PWM1[15:8]							0000 0000b	
PWM0H	PWM0 channel 0 duty high byte	D2H	PWM0[15:8]							0000 0000b	
PWMPH	PWM period high byte	D1H	PWMP[15:8]							0000 0000b	
PSW	Program status word	D0H	CY	AC	F0	RS1	RS0	OV	-	P	0000 0000b
ADCMPH	ADC compare high byte	CFH (0)	ADCM[11:4]							0000 0000b	
ADCMPL	ADC compare low byte	CEH	-	-	-	-	ADCM[3:0]				0000 0000b
PWM5L	PWM0 channel 5 duty low byte	CDH (1)	PWM5 [7:0]							0000 0000b	
TH2	Timer 2 high byte	CDH (0)	TH2[7:0]							0000 0000b	
PWM4L	PWM0 channel 4 duty low byte	CCH (1)	PWM4[7:0]							0000 0000b	
TL2	Timer 2 low byte	CCH (0)	TL2[7:0]							0000 0000b	
RCMP2H	Timer 2 compare high byte	CBH	RCMP2H[7:0]							0000 0000b	
RCMP2L	Timer 2 compare low byte	CAH (0)	RCMP2L[7:0]							0000 0000b	
T2MOD	Timer 2 mode	C9H	LDEN	T2DIV[2:0]		CAPCR	CMPCR	LDTS[1:0]		0000 0000b	
T2CON	Timer 2 control	C8H	TF2	-	-	-	-	TR2	-	CM/RL2	0000 0000b
TA	Timed access protection	C7H	TA[7:0]							0000 0000b	
PIOCON1	PWM I/O switch 1	C6H (1)	-	-	PIO15	-	PIO13	PIO12	PIO11	-	0000 0000b
RH3	Timer 3 reload high byte	C6H (0)	RH3[7:0]							0000 0000b	
PWM5H	PWM0 channel 5 duty high byte	C5H (1)	PWM5 [15:8]							0000 0000b	
RL3	Timer 3 reload low byte	C5H (0)	RL3[7:0]							0000 0000b	
PWM4H	PWM4 duty high byte	C4H (1)	PWM4[15:8]							0000 0000b	
T3CON	Timer 3 control	C4H (0)	SMOD_1	SMOD0_1	BRCK	TF3	TR3	T3PS[2:0]			0000 0000b
ADCRH	ADC result high byte	C3H (0)	ADCR[11:4]							0000 0000b	
ADCRL	ADC result low byte	C2H (0)	-	-	-	-	ADCR[3:0]				0000 0000b
I2ADDR	I2C own slave address	C1H	I2ADDR[7:1]							GC	0000 0000b
I2CON	I2C control	C0H	I	I2CEN	STA	STO	SI	AA	-	I2CPX	0000 0000b
I2TOC	I2C time-out counter	BFH	-	-	-	-	-	I2TOCEN	DIV	I2TOF	0000 0000b
I2CLK	I2C clock	BEH	I2CLK[7:0]							0000 1001b	
I2STAT	I2C status	BDH	I2STAT[7:3]				0	0	0	1111 1000b	
I2DAT	I2C data	BCH	I2DAT[7:0]							0000 0000b	

Symbol	Definition	Addr Page	MSB						LSB[1]	Reset Value ^[2]
SADDR_1	Slave 1 address	BBH	SADDR_1[7:0]							
SADEN_1	Slave 1 address mask	BAH	SADEN_1[7:0]							
SADEN	Slave 0 address mask	B9H	SADEN[7:0]							
IP	Interrupt priority	B8H	-	PADC	PBOD	PS	PT1	PX1	PT0	PX0
PWMINTC	PWM Interrupt Control	B7H (1)	-	-	INTTYP1	INTTYP0	-	INTSEL2	INTSEL1	INTSEL0
IPH	Interrupt priority high	B7H (0)	-	PADCH	PBODH	PSH	PT1H	PX1H	PT0H	PX0H
P2S	P20 Setting	B5H	P20UP	-	-	-	T1OE	T0OE	-	P2S.0
P1SR	P1 slew rate	B4H (1)	P1SR.7	P1SR.6	P1SR.5	P1SR.4	P1SR.3	P1SR.2	P1SR.1	P1SR.0
P1M2	P1 mode select 2	B4H (0)	P1M2.7	P1M2.6	P1M2.5	P1M2.4	P1M2.3	P1M2.2	P1M2.1	P1M2.0
P1S	P1 Schmitt trigger input	B3H (1)	P1S.7	P1S.6	P1S.5	P1S.4	P1S.3	P1S.2	P1S.1	P1S.0
P1M1	P1 mode select 1	B3H (0)	P1M1.7	P1M1.6	P1M1.5	P1M1.4	P1M1.3	P1M1.2	P1M1.1	P1M1.0
P0SR	P0 slew rate	B2H (1)	P0SR.7	P0SR.6	P0SR.5	P0SR.4	P0SR.3	P0SR.2	P0SR.1	P0SR.0
P0M2	P0 mode select 2	B2H (0)	P0M2.7	P0M2.6	P0M2.5	P0M2.4	P0M2.3	P0M2.2	P0M2.1	P0M2.0
P0S	P0 Schmitt trigger input	B1H (1)	P0S.7	P0S.6	P0S.5	P0S.4	P0S.3	P0S.2	P0S.1	P0S.0
P0M1	P0 mode select 1	B1H (0)	P0M1.7	P0M1.6	P0M1.5	P0M1.4	P0M1.3	P0M1.2	P0M1.1	P0M1.0
P3	Port 3	B0H	0	0	0	0	0	0	P3.0	Output latch, 0000 0001b Input 0000 000Xb ^[3]
IAPCN	IAP control	AFH	IAPA[17:16]		FOEN	FCEN	FCTRL[3:0]			
IAPFD	IAP flash data	AEH	IAPFD[7:0]							
P3SR	P3 slew rate	ADH (1)	-	-	-	-	-	-	P3SR.0	0000 0000b
P3M2	P3 mode select 2	ADH (0)	-	-	-	-	-	-	P3M2.0	0000 0000b
P3S	P3 Schmitt trigger input	ACH (1)	-	-	-	-	-	-	P3S.0	0000 0000b
P3M1	P3 mode select 1	ACH (0)	-	-	-	-	-	-	P3M1.0	0000 0001b
BODCON1 ^[4]	Brown-out detection control 1	ABH	-	-	-	-	-	LPBOD[1:0]	BODFLT	POR, 0000 0001b Others, 0000 UUUUb
WDCON[4]	Watchdog Timer control	AAH	WDTR	WDCLR	WDTF	WIDPD	WDTRF	WDPS[2:0]		
SADDR	Slave 0 address	A9H	SADDR[7:0]							
IE	Interrupt enable	A8H	EA	EADC	EBOD	ES	ET1	EX1	ET0	EX0
IAPAH	IAP address high byte	A7H	IAPA[15:8]							
IAPAL	IAP address low byte	A6H	IAPA[7:0]							
IAPUEN ^[4]	IAP update enable	A5H	-	-	-	SPMEN	SPUEN	CFUEN	LDUEN	APUEN
IAPTRG ^[4]	IAP trigger	A4H	-	-	-	-	-	-	-	IAPGO
BODCON0 ^[4]	Brown-out detection control 0	A3H	BODEN ^[5]	-	BOV[1:0] ^[5]		BOF ^[6]	BORST ^[5]	BORF	BOS ^[7]
AUXR1	Auxiliary register 1	A2H	SWRF	RSTPINF	HardF	-	GF2	UART0PX	0	DPS

Symbol	Definition	Addr Page	MSB							LSB[1]	Reset Value ^[2]
P2	Port 2	A0H	0	0	0	0	0	0	0	P2.0	Output latch, 0000 000Xb Input, 0000 000Xb ^[3]
CHPCON ^[4]	Chip control	9FH	SWRST	IAPFF	-	-	-	-	BS[5]	IAPEN	Software, 0000 00U0b Others, 0000 00C0b
		9DH	-	-	HardF	POF	RSTPINF	BORF	WDTRF	SWRF	
EIE1	Extensive interrupt enable 1	9CH	-	-	-	-	-	EWKT	ET3	ES_1	0000 0000b
EIE	Extensive interrupt enable	9BH	ET2	ESPI	EFB	EWDT	EPWM	ECAP	EPI	EI2C	0000 0000b
SBUF_1	Serial port 1 data buffer	9AH									0000 0000b
SBUF	Serial port 0 data buffer	99H									0000 0000b
SCON	Serial port 0 control	98H	SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI	0000 0000b
CKEN ^[4]	Clock enable	97H		EXTEN[1:0]	HIRCEN	-	-	-	-	CKSWTF	0011 0000b
CKSWT ^[4]	Clock switch	96H	-	-	HIRCST	-	ECLKST	OSC[1:0]	-		0011 0000b
CKDIV	Clock divider	95H									0000 0000b
CAPCON2	Input capture control 2	94H	-	ENF2	ENF1	ENFO	-	-	-	-	0000 0000b
CAPCON1	Input capture control 1	93H	-	-		CAP2LS[1:0]		CAP1LS[1:0]		CAP0LS[1:0]	0000 0000b
CAPCON0	Input capture control 0	92H	-	CAPEN2	CAPEN1	CAPENO	-	CAPF2	CAPF1	CAPFO	0000 0000b
SFRS ^[4]	SFR page selection	91H	-	-	-	-	-	-	-	SFRSEL	0000 0000b
P1	Port 1	90H	P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0	Output latch, 1111 1111b Input XXXX XXXXb ^[3]
WKCON	Self Wake-up Timer control	8FH	-	-	-	WKTF	WKTR			WKPS[2:0]	0000 0000b
CKCON	Clock control	8EH	-	PWMCKS	-	T1M	T0M	-	CLOEN	-	0000 0000b
TH1	Timer 1 high byte	8DH									0000 0000b
TH0	Timer 0 high byte	8CH									0000 0000b
TL1	Timer 1 low byte	8BH									0000 0000b
TL0	Timer 0 low byte	8AH									0000 0000b
TMOD	Timer 0 and 1 mode	89H	GATE	C/T	M1	M0	GATE	C/T	M1	M0	0000 0000b
TCON	Timer 0 and 1control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	0000 0000b
PCON	Power control	87H	SMOD	SMOD0	-	POF	GF1	GF0	PD	IDL	POR, 0001 0000b Others, 000U 0000b
RWK	Self Wake-up Timer reload byte	86H									0000 0000b
RCTRIM1	Internal RC trim value low byte	85H	-	-	-	-	-	-	-	HIRCTRIM[0]	0000 0000b
RCTRIM0	Internal RC trim value high byte	84H									0000 0000b
DPH	Data pointer high byte	83H									0000 0000b
DPL	Data pointer low byte	82H									0000 0000b
SP	Stack pointer	81H									0000 0111b
P0	Port 0	80H	(P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0	Output latch, 1111 1111b Input XXXX XXXXb ^[3]

Symbol	Definition	Addr Page	MSB							LSB[1]	Reset Value ^[2]
Note:											
1.	() item means the bit address in bit-addressable SFRs.										
2.	Reset value symbol description. 0: logic 0; 1: logic 1; U: unchanged; C: see [5]; X: see [3], [6], and [7].										
3.	All I/O pins are default input-only mode (floating) after reset. Reading back P2.0 is always 0 if RPD (CONFIG0.2) remains un-programmed 1. After reset OCDAA and OCDCK pin will keep quasi mode with pull high register 600 LIRC clock before change to input mode.										
4.	These SFRs have TA protected writing.										
5.	These SFRs have bits those are initialized according to CONFIG values after specified resets.										
6.	BOF reset value depends on different setting of CONFIG2 and V _{DD} voltage level. Please check										
7.	BOS is a read-only flag decided by V _{DD} level while brown-out detection is enabled.										

6.1.5.6 *All SFR Description*

Following list all SFR description. For each SFR define also list in function IP chapter.

Pn – Port n

Regiser	Address	Reset Value
P0	80H, all pages, bit addressable	1111_1111 b
P1	90H, all pages, bit addressable	1111_1111 b
P2	A0H, all pages, bit addressable	0000_0001 b
P3	B0H, all pages, bit addressable	0000_0001 b

7	6	5	4	3	2	1	0
Pn.7	Pn.6	Pn.5	Pn.4	Pn.3	Pn.2	Pn.1	Pn.0
R/W							

SP – Stack Pointer

Regiser	Address	Reset Value
SP	81H, all pages	0000_0111b

7	6	5	4	3	2	1	0
SP[7:0]							
R/W							

Bit	Name	Description
[7:0]	SP[7:0]	Stack Pointer The Stack Pointer stores the scratch-pad RAM address where the stack begins. It is incremented before data is stored during PUSH or CALL instructions. Note that the default value of SP is 07H. This causes the stack to begin at location 08H.

DPL – Data Pointer Low Byte

Regiser	Address	Reset Value
DPL	82H, all pages	0000_0000b

7	6	5	4	3	2	1	0
DPL[7:0]							
R/W							

Bit	Name	Description
[7:0]	DPL[7:0]	Data Pointer Low Byte This is the low byte of 16-bit data pointer. DPL combined with DPH serve as a 16-bit data pointer DPTR to access indirect addressed RAM or Program Memory. DPS (AUXR1.0) bit decides which data pointer, DPTR or DPTR1, is activated.

DPH – Data Pointer High Byte

Regiser	Address	Reset Value
DPH	83H, all pages	0000_0000b

7	6	5	4	3	2	1	0
DPH[7:0]							
R/W							

Bit	Name	Description
[7:0]	DPH[7:0]	Data Pointer High Byte This is the high byte of 16-bit data pointer. DPH combined with DPL serve as a 16-bit data pointer DPTR to access indirect addressed RAM or Program Memory. DPS (AUXR1.0) bit decides which data pointer, DPTR or DPTR1, is activated.

RCTRIM0 – High Speed Internal Oscillator 16 MHz Trim 0

Regiser	Address	Reset Value																													
RCTRIM0	84H, all pages, TA protected	Default 16MHz HIRC value																													
<table border="1"><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td colspan="8">HIRCTRIM[8:1]</td></tr><tr><td colspan="8">R/W</td></tr></table>								7	6	5	4	3	2	1	0	HIRCTRIM[8:1]								R/W							
7	6	5	4	3	2	1	0																								
HIRCTRIM[8:1]																															
R/W																															

RCTRIM1 – High Speed Internal Oscillator 16 MHz Trim 1

Regiser	Address	Reset Value
RCTRIM1	85H, all pages, TA protected	default 16MHz HIRC value

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	HIRCTRIM.0
-	-	-	-	-	-	-	R/W

RWK – Self Wake-up Timer Reload Byte

Regiser	Address	Reset Value
RWK	86H, all pages	0000_0000b

7	6	5	4	3	2	1	0
RWK[7:0]							
R/W							

Bit	Name	Description
[7:0]	RWK[7:0]	WKT Reload Byte It holds the 8-bit reload value of WKT. Note that RWK should not be FFH if the pre-scale is 1/1 for implement limitation.

PCON – Power Control

Regiser	Address	Reset Value
PCON	87H, all pages	POR, 0001_0000b Others,000U_0000b

7	6	5	4	3	2	1	0
SMOD	SMOD0	-	POF	GF1	GF0	PD	IDL
R/W	R/W	-	R/W	R/W	R/W	R/W	R/W

Bit	Name	Description
[7]	SMOD	Serial Port 0 Double Baud Rate Enable Setting this bit doubles the serial port baud rate when UART0 is in Mode 2 or when Timer 1 overflow is used as the baud rate source of UART0 Mode 1 or 3. See Table 6.8-1 Serial Port UART0 Mode / Baudrate Description for details.
[6]	SMOD0	Serial Port 0 Framing Error Flag Access Enable 0 = SCON.7 accesses to SM0 bit. 1 = SCON.7 accesses to FE bit.
[4]	POF	Power-on Reset Flag This bit will be set as 1 after a power-on reset. It indicates a cold reset, a power-on reset complete. This bit remains its value after any other resets. This flag is recommended to be cleared via software.
[3]	GF1	General Purpose Flag 1 The general purpose flag that can be set or cleared by user via software.
[2]	GF0	General Purpose Flag 0 The general purpose flag that can be set or cleared by user via software.
[1]	PD	Power-Down Mode Setting this bit puts CPU into Power-down mode. Under this mode, both CPU and peripheral clocks stop and Program Counter (PC) suspends. It provides the lowest power consumption. After CPU is woken up from Power-down, this bit will be automatically cleared via hardware and the program continue executing the interrupt service routine (ISR) of the very interrupt source that woke the system up before. After return from the ISR, the device continues execution at the instruction, which follows the instruction that put the system into Power-down mode. Note that If IDL bit and PD bit are set simultaneously, CPU will enter Power-down mode. Then it does not go to Idle mode after exiting Power-down.
[0]	IDL	Idle Mode Setting this bit puts CPU into Idle mode. Under this mode, the CPU clock stops and Program Counter (PC) suspends but all peripherals keep activated. After CPU is woken up from Idle, this bit will be automatically cleared via hardware and the program continue executing the ISR of the very interrupt source that woke the system up before. After return from the ISR, the device continues execution at the instruction which follows the instruction that put the system into Idle mode.

TCON – Timer 0 and 1 Control

Regiser	Address		Reset Value			
TCON	88H, all pages, Bit-addressable		0000_0000b			

7	6	5	4	3	2	1	0
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
R/W	R/W	R/W	R/W	R (level) R/W (edge)	R/W	R (level) R/W (edge)	R/W

Bit	Name	Description
[7]	TF1	Timer 1 Overflow Flag This bit is set when Timer 1 overflows. It is automatically cleared by hardware when the program executes the Timer 1 interrupt service routine. This bit can be set or cleared by software.
[6]	TR1	Timer 1 Run Control 0 = Timer 1 Disabled. Clearing this bit will halt Timer 1 and the current count will be preserved in TH1 and TL1. 1 = Timer 1 Enabled.
[5]	TF0	Timer 0 Overflow Flag This bit is set when Timer 0 overflows. It is automatically cleared via hardware when the program executes the Timer 0 interrupt service routine. This bit can be set or cleared by software.
[4]	TR0	Timer 0 Run Control 0 = Timer 0 Disabled. Clearing this bit will halt Timer 0 and the current count will be preserved in TH0 and TL0. 1 = Timer 0 Enabled.
[3]	IE1	External Interrupt 1 Edge Flag If IT1 = 1 (falling edge trigger), this flag will be set by hardware when a falling edge is detected. It remain set until cleared via software or cleared by hardware in the beginning of its interrupt service routine. If IT1 = 0 (low level trigger), this flag follows the inverse of the $\overline{INT1}$ input signal's logic level. Software cannot control it.
[2]	IT1	External Interrupt 1 Type Select This bit selects by which type that $\overline{INT1}$ is triggered. 0 = $\overline{INT1}$ is low level triggered. 1 = $\overline{INT1}$ is falling edge triggered.
[1]	IE0	External Interrupt 0 Edge Flag If IT0 = 1 (falling edge trigger), this flag will be set by hardware when a falling edge is detected. It remain set until cleared via software or cleared by hardware in the beginning of its interrupt service routine. If IT0 = 0 (low level trigger), this flag follows the inverse of the $\overline{INT0}$ input signal's logic level. Software cannot control it.

Bit	Name	Description
[0]	IT0	External Interrupt 0 Type Select This bit selects by which type that INT0 is triggered. 0 = INT0 is low level triggered. 1 = INT0 is falling edge triggered.

TMOD – Timer 0 and 1 Mode

Regiser	Address	Reset Value
TMOD	89H, all pages	0000_0000b

7	6	5	4	3	2	1	0
GATE	C/T	M1	M0	GATE	C/T	M1	M0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Description																				
[7]	GATE	Timer 1 gate control 0 = Timer 1 will clock when TR1 is 1 regardless of $\overline{INT1}$ logic level. 1 = Timer 1 will clock only when TR1 is 1 and $\overline{INT1}$ is logic 1.																				
[6]	C/T	Timer 1 Counter/Timer select 0 = Timer 1 is incremented by internal system clock. 1 = Timer 1 is incremented by the falling edge of the external pin T1.																				
[5]	M1	Timer 1 mode select																				
		<table> <thead> <tr> <th>M1</th> <th>M0</th> <th>Timer 1 Mode</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>Mode 0: 13-bit Timer/Counter</td> </tr> <tr> <td>0</td> <td>1</td> <td>Mode 1: 16-bit Timer/Counter</td> </tr> <tr> <td>1</td> <td>0</td> <td>Mode 2: 8-bit Timer/Counter with auto-reload from TH1</td> </tr> <tr> <td>1</td> <td>1</td> <td>Mode 3: Timer 1 halted</td> </tr> </tbody> </table>						M1	M0	Timer 1 Mode	0	0	Mode 0: 13-bit Timer/Counter	0	1	Mode 1: 16-bit Timer/Counter	1	0	Mode 2: 8-bit Timer/Counter with auto-reload from TH1	1	1	Mode 3: Timer 1 halted
M1	M0	Timer 1 Mode																				
0	0	Mode 0: 13-bit Timer/Counter																				
0	1	Mode 1: 16-bit Timer/Counter																				
1	0	Mode 2: 8-bit Timer/Counter with auto-reload from TH1																				
1	1	Mode 3: Timer 1 halted																				
[4]	M0																					
[3]	GATE	Timer 0 gate control 0 = Timer 0 will clock when TR0 is 1 regardless of $\overline{INT0}$ logic level. 1 = Timer 0 will clock only when TR0 is 1 and $\overline{INT0}$ is logic 1.																				
[2]	C/T	Timer 0 Counter/Timer select 0 = Timer 0 is incremented by internal system clock. 1 = Timer 0 is incremented by the falling edge of the external pin T0.																				
[1]	M1	Timer 0 mode select																				
		<table> <thead> <tr> <th>M1</th> <th>M0</th> <th>Timer 0 Mode</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>Mode 0: 13-bit Timer/Counter</td> </tr> <tr> <td>0</td> <td>1</td> <td>Mode 1: 16-bit Timer/Counter</td> </tr> <tr> <td>1</td> <td>0</td> <td>Mode 2: 8-bit Timer/Counter with auto-reload from TH0</td> </tr> <tr> <td>1</td> <td>1</td> <td>Mode 3: TL0 as a 8-bit Timer/Counter and TH0 as a 8-bit Timer</td> </tr> </tbody> </table>						M1	M0	Timer 0 Mode	0	0	Mode 0: 13-bit Timer/Counter	0	1	Mode 1: 16-bit Timer/Counter	1	0	Mode 2: 8-bit Timer/Counter with auto-reload from TH0	1	1	Mode 3: TL0 as a 8-bit Timer/Counter and TH0 as a 8-bit Timer
M1	M0	Timer 0 Mode																				
0	0	Mode 0: 13-bit Timer/Counter																				
0	1	Mode 1: 16-bit Timer/Counter																				
1	0	Mode 2: 8-bit Timer/Counter with auto-reload from TH0																				
1	1	Mode 3: TL0 as a 8-bit Timer/Counter and TH0 as a 8-bit Timer																				
[0]	M0																					

TL0 – Timer 0 Low Byte

Regiser	Address	Reset Value
TL0	8AH, all pages	0000_0000b

7	6	5	4	3	2	1	0
TL0[7:0]							
R/W							

Bit	Name	Description
7:0	TL0[7:0]	Timer 0 Low Byte The TL0 register is the low byte of the 16-bit counting register of Timer 0.

TL1 – Timer 1 Low Byte

Regiser	Address	Reset Value
TL1	8BH, all pages	0000_0000b

7	6	5	4	3	2	1	0
TL1[7:0]							
R/W							

Bit	Name	Description
7:0	TL1[7:0]	Timer 1 Low Byte The TL1 register is the low byte of the 16-bit counting register of Timer 1.

TH0 – Timer 0 High Byte

Regiser	Address	Reset Value
TH0	8CH, all pages	0000_0000b

7	6	5	4	3	2	1	0
TH0[7:0]							
R/W							

Bit	Name	Description
7:0	TH0[7:0]	Timer 0 High Byte The TH0 register is the high byte of the 16-bit counting register of Timer 0.

TH1 – Timer 1 High Byte

Regiser	Address	Reset Value
TH1	8DH, all pages	0000_0000b

7	6	5	4	3	2	1	0
TH1[7:0]							
R/W							

Bit	Name	Description
7:0	TH1[7:0]	Timer 1 High Byte The TH1 register is the high byte of the 16-bit counting register of Timer 1.

CKCON – Clock Control

Regiser	Address	Reset Value
CKCON	8EH, all pages	0000_0000b

7	6	5	4	3	2	1	0
-	PWMCKS	-	T1M	T0M	-	CLOEN	-
-	R/W	-	R/W	R/W	-	R/W	-

Bit	Name	Description
6	PWMCKS	PWM Clock Source Select 0 = The clock source of PWM is the system clock F_{SYS} . 1 = The clock source of PWM is the overflow of Timer 1.
4	T1M	Timer 1 Clock Mode Select 0 = The clock source of Timer 1 is the system clock divided by 12. It maintains standard 8051 compatibility. 1 = The clock source of Timer 1 is direct the system clock.
3	T0M	Timer 0 Clock Mode Select 0 = The clock source of Timer 0 is the system clock divided by 12. It maintains standard 8051 compatibility. 1 = The clock source of Timer 0 is direct the system clock.
1	CLOEN	System Clock Output Enable 0 = System clock output Disabled. 1 = System clock output Enabled from CLO pin (P1.1).

WKCON – Self Wake-up Timer Control

Regiser	Address	Reset Value
WKCON	8FH, all pages	0000_0000b

7	6	5	4	3	2	1	0
-	-	-	WKT ^F	WKT ^R	WKP ^{S[2:0]}		
-	-	-	R/W	R/W	R/W		

Bit	Name	Description
4	WKT ^F	WKT Overflow Flag This bit is set when WKT overflows. If the WKT interrupt and the global interrupt are enabled, setting this bit will make CPU execute WKT interrupt service routine. This bit is not automatically cleared via hardware and should be cleared via software.
3	WKT ^R	WKT Run Control 0 = WKT is halted. 1 = WKT starts running. Note that the reload register RWK can only be written when WKT is halted (WKT ^R bit is 0). If WKT is written while WKT ^R is 1, result is unpredictable.
2:0	WKP ^{S[2:0]}	WKT Pre-Scalar These bits determine the pre-scale of WKT clock. 000 = 1/1. 001 = 1/4. 010 = 1/16. 011 = 1/64. 100 = 1/256. 101 = 1/512. 110 = 1/1024. 111 = 1/2048.

SFRS – SFR Page Selection

Regiser	Address	Reset Value
SFRS	91H, all pages, TA protected	0000_0000b

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	SFRPAGE
-	-	-	-	-	-	-	R/W

Bit	Name	Description
0	SFRPAGE	SFR Page Select 0 = Instructions access SFR page 0. 1 = Instructions access SFR page 1.

CAPCON0 – Input Capture Control 0

Regiser	Address	Reset Value
CAPCON0	92H, all pages	0000_0000b

7	6	5	4	3	2	1	0
-	CAPEN2	CAPEN1	CAPEN0	-	CAPF2	CAPF1	CAPF0
-	R/W	R/W	R/W	-	R/W	R/W	R/W

Bit	Name	Description
6	CAPEN2	Input Capture 2 Enable 0 = Input capture channel 2 Disabled. 1 = Input capture channel 2 Enabled.
5	CAPEN1	Input Capture 1 Enable 0 = Input capture channel 1 Disabled. 1 = Input capture channel 1 Enabled.
4	CAPEN0	Input Capture 0 Enable 0 = Input capture channel 0 Disabled. 1 = Input capture channel 0 Enabled.
2	CAPF2	Input Capture 2 Flag This bit is set by hardware if the determined edge of input capture 2 occurs. This bit should cleared by software.
1	CAPF1	Input Capture 1 Flag This bit is set by hardware if the determined edge of input capture 1 occurs. This bit should cleared by software.
0	CAPF0	Input Capture 0 Flag This bit is set by hardware if the determined edge of input capture 0 occurs. This bit should cleared by software.

CAPCON1 – Input Capture Control 1

Regiser	Address	Reset Value
CAPCON1	93H, all pages	0000_0000b

7	6	5	4	3	2	1	0
-	-	CAP2LS[1:0]		CAP1LS[1:0]		CAP0LS[1:0]	
-	-	R/W		R/W		R/W	

Bit	Name	Description
5:4	CAP2LS[1:0]	Input Capture 2 Level Select 00 = Falling edge. 01 = Rising edge. 10 = Either Rising or falling edge. 11 = Reserved.
3:2	CAP1LS[1:0]	Input Capture 1 Level Select 00 = Falling edge. 01 = Rising edge. 10 = Either Rising or falling edge. 11 = Reserved.
1:0	CAP0LS[1:0]	Input Capture 0 Level Select 00 = Falling edge. 01 = Rising edge. 10 = Either Rising or falling edge. 11 = Reserved.

CAPCON2 – Input Capture Control 2

Regiser	Address	Reset Value
CAPCON2	94H, all pages	0000_0000b

7	6	5	4	3	2	1	0
-	ENF2	ENF1	ENF0	-	-	-	-
-	R/W	R/W	R/W	-	-	-	-

Bit	Name	Description
6	ENF2	Enable Noise Filer on Input Capture 2 0 = Noise filter on input capture channel 2 Disabled. 1 = Noise filter on input capture channel 2 Enabled.
5	ENF1	Enable Noise Filer on Input Capture 1 0 = Noise filter on input capture channel 1 Disabled. 1 = Noise filter on input capture channel 1 Enabled.
4	ENF0	Enable Noise Filer on Input Capture 0 0 = Noise filter on input capture channel 0 Disabled. 1 = Noise filter on input capture channel 0 Enabled.

CKDIV – Clock Divider

Regiser	Address	Reset Value
CKDIV	95H, all pages	0000_0000b

7	6	5	4	3	2	1	0
CKDIV[7:0]							
R/W							

Bit	Name	Description
7:0	CKDIV[7:0]	Clock Divider The system clock frequency F_{SYS} follows the equation below according to CKDIV value. $F_{SYS} = F_{OSC}$, while CKDIV = 00H, an.d $F_{SYS} = \frac{F_{OSC}}{2 \times CKDIV}$, while CKDIV = 01H to FFH.

CKSWT – Clock Switch

Regiser	Address	Reset Value
CKSWT	96H, all pages, TA protected	0011_0000b

7	6	5	4	3	2	1	0
-	-	HIRCST	LIRCST	ECLKST	OSC[1:0]	-	-
-	-	R	R	R	W	-	-

Bit	Name	Description
7:6	-	Reserved
5	HIRCST	High-Speed Internal Oscillator 16 MHz Status 0 = High-speed internal oscillator is not stable or disabled. 1 = High-speed internal oscillator is enabled and stable.
4	-	Reserved
3	ECLKST	External Clock Input Status 0 = External clock input is not stable or disabled. 1 = External clock input is enabled and stable.
2:1	OSC[1:0]	Oscillator Selection Bits This field selects the system clock source. 00 = Internal 16 MHz oscillator. 01 = External clock source according to EXTN[1:0] (CKEN[7:6]) setting. 10 = Internal 10 kHz oscillator. 11 = Reserved. Note that this field is write only. The read back value of this field may not correspond to the present system clock source.

CKEN – Clock Enable

Regiser	Address	Reset Value
CKEN	97H, all pages, TA protected	0011_0000b

7	6	5	4	3	2	1	0
EXTEN[1:0]		HIRCEN	-	-	-	-	CKSWTF
R/W		R/W	-	-	-	-	R

Bit	Name	Description
7:6	EXTEN[1:0]	External Clock Source Enable 11 = External clock input via XIN Enabled. Others = external clock input is disable. P30 work as general purpose I/O.
5	HIRCEN	High-Speed Internal Oscillator 16 MHz Enable 0 = The high-speed internal oscillator Disabled. 1 = The high-speed internal oscillator Enabled. Note that once IAP is enabled by setting IAPEN (CHPCON.0), the high-speed internal 16 MHz oscillator will be enabled automatically. The hardware will also set HIRCEN and HIRCST bits. After IAPEN is cleared, HIRCEN and EHRCST resume the original values.
4:1	-	Reserved
0	CKSWTF	Clock Switch Fault Flag 0 = The previous system clock source switch was successful. 1 = User tried to switch to an instable or disabled clock source at the previous system clock source switch. If switching to an instable clock source, this bit remains 1 until the clock source is stable and switching is successful.

SCON – Serial Port Control

Regiser	Address		Reset Value			
SCON	98H, all pages, Bit addressable		0000_0000b			

7	6	5	4	3	2	1	0
SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Description
7	SM0/FE	Serial port mode select <u>SMOD0 (PCON.6) = 0:</u> See Table 6.8-1 Serial Port UART0 Mode / Baudrate Description for details. <u>SMOD0 (PCON.6) = 1:</u> SM0/FE bit is used as frame error (FE) status flag. It is cleared by software. 0 = Frame error (FE) did not occur. 1 = Frame error (FE) occurred and detected.
6	SM1	Multiprocessor communication mode enable The function of this bit is dependent on the serial port 0 mode. <u>Mode 0:</u> This bit select the baud rate between $F_{SYS}/12$ and $F_{SYS}/2$. 0 = The clock runs at $F_{SYS}/12$ baud rate. It maintains standard 8051 compatibility. 1 = The clock runs at $F_{SYS}/2$ baud rate for faster serial communication. <u>Mode 1:</u> This bit checks valid stop bit. 0 = Reception is always valid no matter the logic level of stop bit. 1 = Reception is valid only when the received stop bit is logic 1 and the received data matches "Given" or "Broadcast" address. <u>Mode 2 or 3:</u> For multiprocessor communication. 0 = Reception is always valid no matter the logic level of the 9 th bit. 1 = Reception is valid only when the received 9 th bit is logic 1 and the received data matches "Given" or "Broadcast" address.
5	SM2	Receiving enable 0 = Serial port 0 reception Disabled. 1 = Serial port 0 reception Enabled in Mode 1,2, or 3. In Mode 0, reception is initiated by the condition REN = 1 and RI = 0.
4	REN	9 th transmitted bit This bit defines the state of the 9 th transmission bit in serial port 0 Mode 2 or 3. It is not used in Mode 0 or 1
3	TB8	9 th received bit The bit identifies the logic level of the 9 th received bit in serial port 0 Mode 2 or 3. In Mode 1, RB8 is the logic level of the received stop bit. SM2 bit as logic 1 has restriction for exception. RB8 is not used in Mode 0.
2	RB8	

Bit	Name	Description
1	TI	Transmission interrupt flag This flag is set by hardware when a data frame has been transmitted by the serial port 0 after the 8 th bit in Mode 0 or the last data bit in other modes. When the serial port 0 interrupt is enabled, setting this bit causes the CPU to execute the serial port 0 interrupt service routine. This bit should be cleared manually via software.
0	RI	Receiving interrupt flag This flag is set via hardware when a data frame has been received by the serial port 0 after the 8 th bit in Mode 0 or after sampling the stop bit in Mode 1, 2, or 3. SM2 bit as logic 1 has restriction for exception. When the serial port 0 interrupt is enabled, setting this bit causes the CPU to execute to the serial port 0 interrupt service routine. This bit should be cleared manually via software.

SBUF – Serial Port 0 Data Buffer

Regiser	Address	Reset Value
SBUF	99H, all pages	0000_0000b

7	6	5	4	3	2	1	0
SBUF[7:0]							
R/W							

Bit	Name	Description
7:0	SBUF[7:0]	Serial Port 0 Data Buffer This byte actually consists two separate registers. One is the receiving register, and the other is the transmitting buffer. When data is moved to SBUF, it goes to the transmitting buffer and is shifted for serial transmission. When data is moved from SBUF, it comes from the receiving register. The transmission is initiated through giving data to SBUF.

SBUF_1 – Serial Port 1 Data Buffer

Regiser	Address	Reset Value
SBUF_1	9AH, all pages	0000_0000b

7	6	5	4	3	2	1	0
SBUF_1[7:0]							
R/W							

Bit	Name	Description
7:0	SBUF_1[7:0]	Serial Port 1 Data Buffer This byte actually consists two separate registers. One is the receiving register, and the other is the transmitting buffer. When data is moved to SBUF_1, it goes to the transmitting buffer and is shifted for serial transmission. When data is moved from SBUF_1, it comes from the receiving register. The transmission is initiated through giving data to SBUF_1.

EIE – Extensive Interrupt Enable

Regiser	Address		Reset Value			
EIE	9BH, all pages		0000_0000b			

7	6	5	4	3	2	1	0
ET2	ESPI	EFB	EWDT	EPWM	ECAP	EPI	EI2C
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Description
7	ET2	Enable Timer 2 Interrupt 0 = Timer 2 interrupt Disabled. 1 = Interrupt generated by TF2 (T2CON.7) Enabled.
6	ESPI	Enable SPI Interrupt 0 = SPI interrupt Disabled. 1 = Interrupt generated by SPIF (SPSR.7), SPIOVF (SPSR.5), or MODF (SPSR.4) Enable.
5	EFB	Enable Fault Brake Interrupt 0 = Fault Brake interrupt Disabled. 1 = Interrupt generated by FBF (FBD.7) Enabled.
4	EWDT	Enable WDT Interrupt 0 = WDT interrupt Disabled. 1 = Interrupt generated by WDTF (WDCON.5) Enabled.
3	EPWM	Enable PWM Interrupt 0 = PWM interrupt Disabled. 1 = Interrupt generated by PWMF (PWMCON0.5) Enabled.
2	ECAP	Enable Input Capture Interrupt 0 = Input capture interrupt Disabled. 1 = Interrupt generated by any flags of CAPF[2:0] (CAPCON0[2:0]) Enabled.
1	EPI	Enable Pin Interrupt 0 = Pin interrupt Disabled. 1 = Interrupt generated by any flags in PIF register Enabled.
0	EI2C	Enable I²C Interrupt 0 = I ² C interrupt Disabled. 1 = Interrupt generated by SI (I2CON.3) or I2TOF (I2TOC.0) Enabled.

EIE1 – Extensive Interrupt Enable 1

Regiser	Address	Reset Value
EIE1	9CH, all pages	0000_0000b

7	6	5	4	3	2	1	0
-	-	-	-	-	EWKT	ET3	ES_1
-	-	-	-	-	R/W	R/W	R/W

Bit	Name	Description
2	EWKT	Enable WKT Interrupt 0 = WKT interrupt Disabled. 1 = Interrupt generated by WKTF (WKCON.4) Enabled.
1	ET3	Enable Timer 3 Interrupt 0 = Timer 3 interrupt Disabled. 1 = Interrupt generated by TF3 (T3CON.4) Enabled.
0	ES_1	Enable Serial Port 1 Interrupt 0 = Serial port 1 interrupt Disabled. 1 = Interrupt generated by TI_1 (SCON_1.1) or RI_1 (SCON_1.0) Enabled.

RSR – Reset Flag Register

Regiser	Address	Reset Value
RSR	9DH, all pages	POR, 0001_0000b BOD, 000U_0100 Software, 000U_0U01 nReset pin, 0U0U_ Others 000U_0U0U

7	6	5	4	3	2	1	0
-	-	HardF (mirrored from AUXR1.5)	POF (mirrored from PCON.4)	RSTPINF (mirrored from AUXR1.6)	BORF (mirrored from BODCON0.1)	WDTRF (mirrored from WDCON.3)	SWRF (mirrored from AUXR1.7)
-	-	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Description
7:6	-	Reserved
5	HardF	mirrored From AUXR0.5 Clear this bit by write AUXR0.5=0 or RSR.5=0 in N76S003.
4	POF	mirrored From PCON.4 Clear this bit by write PCON.4=0 or RSR.4=0 in N76S003.
3	RSTPINF	mirrored From AUXR0.6 Clear this bit by write AUXR0.6=0 or RSR.3=0 in N76S003.
2	BORF	mirrored From BODCON0.1 Clear this bit by write BODCON0.1=0 or RSR.2=0 in N76S003.
1	WDTRF	mirrored From WDCON.3 Clear this bit by write WDCON.3=0 or RSR.1=0 in N76S003.
0	SWRF	Mirrored From AUXR0.7 Clear this bit by write AUXR0.7=0 or RSR.0=0 in N76S003.

CHPCON – Chip Control

Regiser	Address	Reset Value
CHPCON	9FH, all pages,TA protected	Software: 0000_00U0b Others 0000_00C0b

7	6	5	4	3	2	1	0
SWRST	IAPFF	-	-	-	-	BS	IAPEN
W	R/W	-	-	-	-	R/W	R/W

Bit	Name	Description
6	IAPFF	IAP Fault Fla The hardware will set this bit after IAPGO (ISPTRG.0) is set if any of the following condition is met: (1) The accessing address is oversize. (2) IAPCN command is invalid. (3) IAP erases or programs updating un-enabled block. (4) IAP erasing or programming operates under V _{BOD} while BOIAP (CONFIG2.5) remains un-programmed 1 with BODEN (BODCON0.7) as 1 and BORST (BODCON0.2) as 0. This bit should be cleared via software.
0	IAPEN	IAP Enable 0 = IAP function Disabled. 1 = IAP function Enabled. Once enabling IAP function, the HIRC will be turned on for timing control. To clear IAPEN should always be the last instruction after IAP operation to stop internal oscillator if reducing power consumption is concerned.
1	BS	Boot Select This bit defines from which block that MCU re-boots after all resets. 0 = MCU will re-boot from APROM after all resets. 1 = MCU will re-boot from LDROM after all resets.
0	IAPEN	IAP Enable 0 = IAP function Disabled. 1 = IAP function Enabled. Once enabling IAP function, the HIRC will be turned on for timing control. To clear IAPEN should always be the last instruction after IAP operation to stop internal oscillator if reducing power consumption is concerned.

AUXR1 – Auxiliary Register 1

Regiser	Address	Reset Value
AUXR1	A2H, all pages	POR 0000_0000b, Software 1U00_0000b nRESET pin U100_0000b Others UUU0_0000b

7	6	5	4	3	2	1	0
SWRF	RSTPINF	HardF	-	GF2	UART0PX	0	DPS
R/W	R/W	R/W	-	R/W	R/W	R	R/W

Bit	Name	Description
7	SWRF	Software Reset Flag When the MCU is reset via software reset, this bit will be set via hardware. It is recommended that the flag be cleared via software.
6	RSTPINF	External Reset Flag When the MCU is reset by the external reset pin, this bit will be set via hardware. It is recommended that the flag be cleared via software.
5	HardF	Hard Fault Reset Flag Once Program Counter (PC) is over flash size, MCU will be reset and this bit will be set via hardware. It is recommended that the flag be cleared via software. Note: If MCU run in OCD debug mode and OCDEN = 0, hard fault reset will be disabled and only HardF flag be asserted.
4	-	Reserved This bit should keep 0.
3	GF2	General Purpose Flag 2 The general purpose flag that can be set or cleared by the user via software.
2	UART0PX	Serial Port 0 Pin Exchange 0 = Assign RXD to P0.7 and TXD to P0.6 by default. 1 = Exchange RXD to P0.6 and TXD to P0.7. Note that TXD and RXD will exchange immediately once setting or clearing this bit. User should take care of not exchanging pins during transmission or receiving. Or it may cause unpredictable situation and no warning alarms.
1	0	Reserved This bit is always read as 0.
0	DPS	Data Pointer Select 0 = Data pointer 0 (DPTR) is active by default. 1 = Data pointer 1 (DPTR1) is active. After DPS switches the activated data pointer, the previous inactivated data pointer remains its original value unchanged.

BODCON0 – Brown-out Detection Control 0

Regiser	Address	Reset Value
BODCON0	A3H, all pages,TA protected	POR,CCCC_XC0Xb BOD, UUUU_XU1Xb Others,UUUU_XUUXb

7	6	5	4	3	2	1	0
BODEN^[1]	-	BOV[1:0]^[1]		BOF^[2]	BORST^[1]	BORF	BOS
R/W		R/W		R/W	R/W	R/W	R

Bit	Name	Description
7	BODEN	Brown-Out Detection Enable 0 = Brown-out detection circuit off. 1 = Brown-out detection circuit on. Note that BOD output is not available until 2~3 LIRC clocks after enabling.
6:4	BOV[1:0]	Brown-Out Voltage Select 11 = V_{BOD} is 2.2V. 10 = V_{BOD} is 2.7V. 01 = V_{BOD} is 3.7V. 00 = V_{BOD} is 4.4V.
3	BOF	Brown-Out Interrupt Flag This flag will be set as logic 1 via hardware after a V_{DD} dropping below or rising above V_{BOD} event occurs. If both EBOD (IE.2) and EA (IE.7) are set, a brown-out interrupt requirement will be generated. This bit should be cleared via software.
2	BORST	Brown-Out Reset Enable This bit decides whether a brown-out reset is caused by a power drop below V_{BOD} . 0 = Brown-out reset when V_{DD} drops below V_{BOD} Disabled. 1 = Brown-out reset when V_{DD} drops below V_{BOD} Enabled.
1	BORF	Brown-Out Reset Flag When the MCU is reset by brown-out event, this bit will be set via hardware. This flag is recommended to be cleared via software.
0	BOS	Brown-Out Status This bit indicates the V_{DD} voltage level comparing with V_{BOD} while BOD circuit is enabled. It keeps 0 if BOD is not enabled. 0 = V_{DD} voltage level is higher than V_{BOD} or BOD is disabled. 1 = V_{DD} voltage level is lower than V_{BOD} . Note that this bit is read-only.
Note:		
1. BODEN, BOV[1:0], and BORST are initialized by being directly loaded from CONFIG2 bit 7, [6:4], and 2 after all resets.		
2. BOF reset value depends on different setting of CONFIG2 and V_{DD} voltage level.		

IAPTRG – IAP Trigger

Regiser	Address	Reset Value
IAPTRG	A4H, all pages,TA protected	0000_0000b

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	IAPGO
-	-	-	-	-	-	-	W

Bit	Name	Description
0	IAPGO	<p>IAP Go</p> <p>IAP begins by setting this bit as logic 1. After this instruction, the CPU holds the Program Counter (PC) and the IAP hardware automation takes over to control the progress. After IAP action completed, the Program Counter continues to run the following instruction. The IAPGO bit will be automatically cleared and always read as logic 0.</p> <p>Before triggering an IAP action, interrupts (if enabled) should be temporary disabled for hardware limitation.</p>

IAPUEN – IAP Updating Enable

Regiser	Address	Reset Value
IAPUEN	A5H, all pages,TA protected	0000_0000b

7	6	5	4	3	2	1	0
-	-	-	SPMEN	SPUEN	CFUEN	LDUEN	APUEN
-	-	-	R/W	R/W	R/W	R/W	R/W

Bit	Name	Description
4	SPMEN	SPROM Memory Space Mapping Enable 0 = CPU memory address 0xff80~0xffff is mapping to APROM memory. 1 = CPU memory address 0xff80~0xffff is mapping to SPROM memory.
3	SPUEN	SPROM Memory Space Updated Enable(TA Protected) 0 = Inhibit erasing or programming SPROM bytes by IAP. 1 = Allow erasing or programming SPROM bytes by IAP.
2	CFUEN	CONFIG Bytes Updated Enable(TA Protected) 0 = Inhibit erasing or programming CONFIG bytes by IAP. 1 = Allow erasing or programming CONFIG bytes by IAP.
1	LDUEN	LDROM Updated Enable(TA Protected) 0 = Inhibit erasing or programming LDROM by IAP. 1 = Allow erasing or programming LDROM by IAP.
0	APUEN	APROM Updated Enable(TA Protected) 0 = Inhibit erasing or programming APROM by IAP. 1 = Allow erasing or programming APROM by IAP.

IAPAL – IAP Address Low Byte

Regiser	Address	Reset Value
IAPAL	A6H, all pages	0000_0000b

7	6	5	4	3	2	1	0
IAPA[7:0]							
R/W							

Bit	Name	Description
7:0	IAPA[7:0]	IAP Address Low Byte IAPAL contains address IAPA[7:0] for IAP operations.

IAPAH – IAP Address High Byte

Regiser	Address	Reset Value
IAPAH	A7H, all pages	0000_0000b

7	6	5	4	3	2	1	0
IAPA[15:8]							
R/W							

Bit	Name	Description
7:0	IAPA[15:8]	IAP Address High Byte IAPAH contains address IAPA[15:8] for IAP operations.

IE – Interrupt Enable

Regiser	Address		Reset Value			
IE	A8H, all pages, Bit addressable		0000_0000b			

7	6	5	4	3	2	1	0
EA	EADC	EBOD	ES	ET1	EX1	ET0	EX0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Description
7	EA	Enable All Interrupt This bit globally enables/disables all interrupts that are individually enabled. 0 = All interrupt sources Disabled. 1 = Each interrupt Enabled depending on its individual mask setting. Individual interrupts will occur if enabled.
6	EADC	Enable ADC Interrupt 0 = ADC interrupt Disabled. 1 = Interrupt generated by ADCF (ADCCON0.7) Enabled.
5	EBOD	Enable Brown-Out Interrupt 0 = Brown-out detection interrupt Disabled. 1 = Interrupt generated by BOF (BODCON0.3) Enabled.
4	ES	Enable Serial Port 0 Interrupt 0 = Serial port 0 interrupt Disabled. 1 = Interrupt generated by TI (SCON.1) or RI (SCON.0) Enabled.
3	ET1	Enable Timer 1 Interrupt 0 = Timer 1 interrupt Disabled. 1 = Interrupt generated by TF1 (TCON.7) Enabled.
2	EX1	Enable External Interrupt 1 0 = External interrupt 1 Disabled. 1 = Interrupt generated by INT1 pin (P1.7) Enabled.
1	ET0	Enable Timer 0 Interrupt 0 = Timer 0 interrupt Disabled. 1 = Interrupt generated by TF0 (TCON.5) Enabled.
0	EX0	Enable External Interrupt 0 0 = External interrupt 0 Disabled. 1 = Interrupt generated by INT0 pin (P3.0) Enabled.

SADDR – Slave 0 Address

Regiser	Address	Reset Value
SADDR	A9H, all pages	0000_0000b

7	6	5	4	3	2	1	0
SADDR[7:0]							
R/W							

Bit	Name	Description
7:0	SADDR[7:0]	Slave 0 Address This byte specifies the microcontroller's own slave address for UATR0 multi-processor communication.

WDCON – Watchdog Timer Control

Regiser	Address	Reset Value
WDCON	AAH, all pages, TA protected	POR 0000_0111b WDT 0000_1UUUb Others 0000_UUUUb

7	6	5	4	3	2	1	0
WDTR	WDCLR	WDTF	WIDPD	WDTRF	WDPS[2:0]		
R/W	R/W	R/W	R/W	R/W		R/W	

Bit	Name	Description
7	WDTR	WDT Run This bit is valid only when control bits in WDTEN[3:0] (CONFIG4[7:4]) are all 1. At this time, WDT works as a general purpose timer. 0 = WDT Disabled. 1 = WDT Enabled. The WDT counter starts running.
6	WDCLR	WDT Clear Setting this bit will reset the WDT count to 00H. It puts the counter in a known state and prohibit the system from unpredictable reset. The meaning of writing and reading WDCLR bit is different. <u>Writing:</u> 0 = No effect. 1 = Clearing WDT counter. <u>Reading:</u> 0 = WDT counter is completely cleared. 1 = WDT counter is not yet cleared.
5	WDTF	WDT Time-Out Flag This bit indicates an overflow of WDT counter. This flag should be cleared by software.
4	WIDPD	WDT Running in Idle or Power-Down Mode This bit is valid only when control bits in WDTEN[3:0] (CONFIG4[7:4]) are all 1. It decides whether WDT runs in Idle or Power-down mode when WDT works as a general purpose timer. 0 = WDT stops running during Idle or Power-down mode. 1 = WDT keeps running during Idle or Power-down mode.
3	WDTRF	WDT Reset Flag When the MCU is reset by WDT time-out event, this bit will be set via hardware. It is recommended that the flag be cleared via software.
2:0	WDPS[2:0]	WDT Clock Pre-Scalar Select These bits determine the pre-scale of WDT clock from 1/1 through 1/256.
Note:		
1. WDTRF will be cleared after power-on reset, be set after WDT reset, and remains unchanged after any other resets.		
2. WDPS[2:0] are all set after power-on reset and keep unchanged after any reset other than power-on reset.		

BODCON1 – Brown-out Detection Control 1

Regiser	Address	Reset Value
BODCON1	ABH, all pages, TA protected	POR 0000 0001b Others 0000 0UUUb

7	6	5	4	3	2	1	0
-	-	-	-	-	LPBOD[1:0]	BODFLT	
-	-	-	-	-	R/W	R/W	

Bit	Name	Description
7:3	-	Reserved
2:1	LPBOD[1:0]	<p>Low Power BOD Enable 00 = BOD normal mode. BOD circuit is always enabled. 01 = BOD low power mode 1 by turning on BOD circuit every 1.6 ms periodically. 10 = BOD low power mode 2 by turning on BOD circuit every 6.4 ms periodically. 11 = BOD low power mode 3 by turning on BOD circuit every 25.6 ms periodically.</p>
0	BODFLT	<p>BOD Filter Control BOD has a filter which counts 32 clocks of F_{SYS} to filter the power noise when MCU runs with HIRC, or ECLK as the system clock and BOD does not operate in its low power mode ($LPBOD[1:0] = [0, 0]$). In other conditions, the filter counts 2 clocks of LIRC. Note that when CPU is halted in Power-down mode. The BOD output is permanently filtered by 2 clocks of LIRC. The BOD filter avoids the power noise to trigger BOD event. This bit controls BOD filter enabled or disabled. 0 = BOD filter Disabled. 1 = BOD filter Enabled. (Power-on reset default value.)</p>

IAPFD – IAP Flash Data

Regiser	Address	Reset Value
IAPFD	AEH, all pages	0000_0000b

7	6	5	4	3	2	1	0
IAPFD[7:0]							
R/W							

Bit	Name	Description
7:0	IAPFD[7:0]	IAP Flash Data This byte contains Flash data, which is read from or is going to be written to the Flash Memory. User should write data into IAPFD for program mode before triggering IAP processing and read data from IAPFD for read/verify mode after IAP processing is finished.

IAPCN – IAP Control

Regiser	Address	Reset Value
IAPCN	AFH, all pages	0011_0000b

7	6	5	4	3	2	1	0
IAPB[1:0]		FOEN	FCEN	FCTRL[3:0]			
R/W		R/W	R/W	R/W			

Bit	Name	Description
7:6	IAPB[1:0]	IAP control This byte is used for IAP command. For details, see Table 6.3-1 IAP Modes and Command Codes .
5	FOEN	
4	FCEN	
3:0	FCTRL[3:0]	

PnM1 – Port n Mode Select 1

Regiser	Address	Reset Value
P0M1	B1H, Page 0	1111_1111 b
P1M1	B3H, Page 0	1111_1111 b
P3M1	ACH, Page 1	1111_1111 b

7	6	5	4	3	2	1	0
PnM1.7	PnM1.6	PnM1.5	PnM1.4	PnM1.3	PnM1.2	PnM1.1	PnM1.0
R/W							

Bit	Name	Description
7:0	P0M1[7:0]	Port n Mode Select 1 Note: PxM1 and PxM2 are used in combination to determine the I/O mode of each pin of Port. See Table 6.4-1 Configuration for Different I/O Modes .

PnS – Port n Schmitt Triggered Input

Regiser	Address	Reset Value
P0S	99H, Page 1	0000_0000 b
P1S	9BH, Page1	0000_0000 b
P3S	ACH, Page1	0000_0000 b

7	6	5	4	3	2	1	0
P0S.7	P0S.6	P0S.5	P0S.4	P0S.3	P0S.2	P0S.1	P0S.0
R/W							

Bit	Name	Description
n	P0S.n	P0.n Schmitt Triggered Input 0 = TTL level input of P0.n. 1 = Schmitt triggered input of P0.n.

PnSR – Port n Slew Rate

Regiser	Address	Reset Value
P0SR	B2H, Page 1	0000_0000 b
P1SR	B4H, Page 1	0000_0000 b
P3SR	ADH, Page 1	0000_0000 b

7	6	5	4	3	2	1	0
P0SR.7	P0SR.6	P0SR.5	P0SR.4	P0SR.3	P0SR.2	P0SR.1	P0SR.0
R/W							

Bit	Name	Description
n	P0SR.n	P0.n Slew Rate 0 = P0.n normal output slew rate. 1 = P0.n high-speed output slew rate.

P2S – P20 Setting and Timer01 Output Enable

Regiser	Address	Reset Value
P2S	B5H, all pages	0000_0000 b

7	6	5	4	3	2	1	0
P20UP	-	-	-	T1OE	T0OE	-	P2S.0
R/W	-	-	-	R/W	R/W	-	R/W

Bit	Name	Description
7	P20UP	P2.0 Pull-Up Enable 0 = P2.0 pull-up Disabled. 1 = P2.0 pull-up Enabled. This bit is valid only when RPD (CONFIG0.2) is programmed as 0. When selecting as a NRESET pin, the pull-up is always enabled.
3	T1OE	Timer 1 Output Enable 0 = Timer 1 output Disabled. 1 = Timer 1 output Enabled from T1 pin. Note that Timer 1 output should be enabled only when operating in its “Timer” mode.
2	T0OE	Timer 0 Output Enable 0 = Timer 0 output Disabled. 1 = Timer 0 output Enabled from T0 pin. Note that Timer 0 output should be enabled only when operating in its “Timer” mode.
0	P2S.0	P2.0 Schmitt Triggered Input 0 = Schmitt triggered input of P2.0. 1 = Schmitt triggered input of P2.0.

IPH – Interrupt Priority High

Regiser	Address	Reset Value
IPH	B7H, Page 0	0000_0000 b

7	6	5	4	3	2	1	0
-	PADC	PBODH	PSH	PT1H	PX1H	PT0H	PX0H
-	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Description
6	PADC	ADC interrupt priority high bit
5	PBOD	Brown-out detection interrupt priority high bit
4	PSH	Serial port 0 interrupt priority high bit
3	PT1H	Timer 1 interrupt priority high bit
2	PX1H	External interrupt 1 priority high bit
1	PT0H	Timer 0 interrupt priority high bit
0	PX0H	External interrupt 0 priority high bit

Note:IPH is used in combination with the IP respectively to determine the priority of each interrupt source. See [Table 6.2-2 Interrupt Priority Level Setting](#) for correct interrupt priority configuration.

PWMINTC – PWM Interrupt Control

Regiser	Address	Reset Value
PWMINTC	B7H, Page 1	0000_0000 b

7	6	5	4	3	2	1	0
-	-	INTTYP1	INTTYP0	-	INTSEL2	INTSEL1	INTSEL0
-	-	R/W	R/W	-	R/W	R/W	R/W

Bit	Name	Description
5:4	INTTYP[1:0]	<p>PWM Interrupt Type Select</p> <p>These bit select PWM interrupt type.</p> <p>00 = Falling edge on PWM0 channel 0/1/2/3/4/5 pin. 01 = Rising edge on PWM0 channel 0/1/2/3/4/5 pin. 10 = Central point of a PWM0 period. 11 = End point of a PWM0 period.</p> <p>Note that the central point interrupt or the end point interrupt is only available while PWM operates in center-aligned type.</p>
2:0	INTSEL[2:0]	<p>PWM Interrupt Pair Select</p> <p>These bits select which PWM channel asserts PWM interrupt when PWM interrupt type is selected as falling or rising edge on PWM0 channel 0~5 pin..</p> <p>000 = PWM0_CH0. 001 = PWM0_CH1. 010 = PWM0_CH2. 011 = PWM0_CH3. 100 = PWM0_CH4. 101 = PWM0_CH5. Others = PWM0_CH0.</p>

IP – Interrupt Priority

Regiser	Address	Reset Value
IP	B8H, all pages, Bit addressable	0000_0000 b

7	6	5	4	3	2	1	0
-	PADC	PBOD	PS	PT1	PX1	PT0	PX0
-	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Description
6	PADC	ADC interrupt priority low bit
5	PBOD	Brown-out detection interrupt priority low bit
4	PS	Serial port 0 interrupt priority low bit
3	PT1	Timer 1 interrupt priority low bit
2	PX1	External interrupt 1 priority low bit
1	PT0	Timer 0 interrupt priority low bit
0	PX0	External interrupt 0 priority low bit

Note: IP is used in combination with the IPH to determine the priority of each interrupt source. See [Table 6.2-2 Interrupt Priority Level Setting](#) for correct interrupt priority configuration.

SADEN – Slave 0 Address Mask

Regiser	Address	Reset Value
SADEN	B9H, all pages	0000_0000 b

7	6	5	4	3	2	1	0
SADEN[7:0]							
R/W							

Bit	Name	Description
7:0	SADEN[7:0]	Slave 0 Address Mask This byte is a mask byte of UART0 that contains “don’t-care” bits (defined by zeros) to form the device’s “Given” address. The don’t-care bits provide the flexibility to address one or more slaves at a time.

SADEN_1 – Slave 1 Address Mask

Register	Address	Reset Value
SADEN_1	BAH, all pages	0000_0000 b

7	6	5	4	3	2	1	0
SADEN_1[7:0]							
R/W							

Bit	Name	Description
7:0	SADEN_1[7:0]	Slave 1 Address Mask This byte is a mask byte of UART1 that contains “don’t-care” bits (defined by zeros) to form the device’s “Given” address. The don’t-care bits provide the flexibility to address one or more slaves at a time.

SADDR_1 – Slave 1 Address

Regiser	Address	Reset Value
SADDR_1	BBH, all pages	0000_0000 b

7	6	5	4	3	2	1	0
SADDR_1[7:0]							
R/W							

Bit	Name	Description
7:0	SADDR_1[7:0]	Slave 1 Address This byte specifies the microcontroller's own slave address for UART1 multi-processor communication.

I2DAT – I²C Data

Regiser	Address	Reset Value
I2DAT	BCH, all pages	0000_0000 b

7	6	5	4	3	2	1	0
I2DAT[7:0]							
R/W							

Bit	Name	Description
7:0	I2DAT[7:0]	I²C Data I2DAT contains a byte of the I ² C data to be transmitted or a byte, which has just received. Data in I2DAT remains as long as SI is logic 1. The result of reading or writing I2DAT during I ² C transceiving progress is unpredicted. While data in I2DAT is shifted out, data on the bus is simultaneously being shifted in to update I2DAT. I2DAT always shows the last byte that presented on the I ² C bus. Thus the event of lost arbitration, the original value of I2DAT changes after the transaction.

I2STAT – I²C Status

Regiser	Address	Reset Value
I2STAT	BDH, all pages	1111_1000 b

7	6	5	4	3	2	1	0
I2STAT[7:3]					0	0	0
R					R	R	R

Bit	Name	Description
7:3	I2STAT[7:3]	I²C Status Code The MSB five bits of I2STAT contains the status code. There are 27 possible status codes. When I2STAT is F8H, no relevant state information is available and SI flag keeps 0. All other 26 status codes correspond to the I ² C states. When each of these status is entered, SI will be set as logic 1 and a interrupt is requested.
2:0	0	The least significant three bits of I2STAT are always read as 0.

I2CLK – I²C Clock

Regiser	Address	Reset Value
I2CLK	BEH, all pages	0000_1001 b

7	6	5	4	3	2	1	0
I2CLK[7:0]							
R/W							

Bit	Name	Description
7:0	I2CLK[7:0]	<p>I²C Clock Setting</p> <p><u>In master mode:</u></p> <p>This register determines the clock rate of I²C bus when the device is in a master mode. The clock rate follows the equation,</p> $\frac{F_{SYS}}{4 \times (I2CLK + 1)}$ <p>The default value will make the clock rate of I²C bus 400k bps if the peripheral clock is 16 MHz. Note that the I2CLK value of 00H and 01H are not valid. This is an implement limitation.</p> <p><u>In slave mode:</u></p> <p>This byte has no effect. In slave mode, the I²C device will automatically synchronize with any given clock rate up to 400k bps.</p>

I2TOC – I²C Time-out Counter

Regiser	Address	Reset Value
I2TOC	BFH, all pages	0000_1001 b

7	6	5	4	3	2	1	0
-	-	-	-	-	I2TOCEN	DIV	I2TOF
-	-	-	-	-	R/W	R/W	R/W

Bit	Name	Description
2	I2TOCEN	I²C Time-Out Counter Enable 0 = I ² C time-out counter Disabled. 1 = I ² C time-out counter Enabled.
1	DIV	I²C Time-Out Counter Clock Divider 0 = The clock of I ² C time-out counter is F _{SYS} /1. 1 = The clock of I ² C time-out counter is F _{SYS} /4.
0	I2TOF	I²C Time-Out Flag This flag is set by hardware if 14-bit I ² C time-out counter overflows. It is cleared by software.

I2CON – I²C Control

Regiser	Address	Reset Value
I2CON	C0H, all pages, Bit addressable	0000_0000 b

7	6	5	4	3	2	1	0
I	I2CEN	STA	STO	SI	AA	-	I2CPX
R/W	R/W	R/W	R/W	R/W	R/W	-	R/W

Bit	Name	Description
7	I	I2C0 Hold Time Extend Enable 0 = I ² C DATA to I2C0_SCL hold time extend disabled. 1 = I ² C DATA to I2C0_SCL hold time extend enabled, extend 8 system clock.
6	I2CEN	I²C Bus Enable 0 = I ² C bus Disabled. 1 = I ² C bus Enabled. Before enabling the I ² C, I2C0_SCL and I2C0_SDA port latches should be set to logic 1.
5	STA	START Flag When STA is set, the I ² C generates a START condition if the bus is free. If the bus is busy, the I ² C waits for a STOP condition and generates a START condition following. If STA is set while the I ² C is already in the master mode and one or more bytes have been transmitted or received, the I ² C generates a repeated START condition. Note that STA can be set anytime even in a slave mode, but STA is not hardware automatically cleared after START or repeated START condition has been detected. User should take care of it by clearing STA manually.
4	STO	STOP Flag When STO is set if the I ² C is in the master mode, a STOP condition is transmitted to the bus. STO is automatically cleared by hardware once the STOP condition has been detected on the bus. The STO flag setting is also used to recover the I ² C device from the bus error state (I2STAT as 00H). In this case, no STOP condition is transmitted to the I ² C bus. If the STA and STO bits are both set and the device is original in the master mode, the I ² C bus will generate a STOP condition and immediately follow a START condition. If the device is in slave mode, STA and STO simultaneous setting should be avoid from issuing illegal I ² C frames.
3	SI	I²C Interrupt Flag SI flag is set by hardware when one of 26 possible I ² C status (besides F8H status) is entered. After SI is set, the software should read I2STAT register to determine which step has been passed and take actions for next step. SI is cleared by software. Before the SI is cleared, the low period of I2C0_SCL line is stretched. The transaction is suspended. It is useful for the slave device to deal with previous data bytes until ready for receiving the next byte. The serial transaction is suspended until SI is cleared by software. After SI is cleared, I ² C bus will continue to generate START or repeated START condition, STOP condition, 8-bit data, or so on depending on the software configuration of controlling byte or bits. Therefore, user should take care of it by preparing suitable setting of registers before SI is software cleared.

Bit	Name	Description
2	AA	<p>Acknowledge Assert Flag</p> <p>If the AA flag is set, an ACK (low level on I2C0_SDA) will be returned during the acknowledge clock pulse of the I2C0_SCL line while the I²C device is a receiver or an own-address-matching slave.</p> <p>If the AA flag is cleared, a NACK (high level on I2C0_SDA) will be returned during the acknowledge clock pulse of the I2C0_SCL line while the I²C device is a receiver or an own-address-matching slave. A device with its own AA flag cleared will ignore its own slave address and the General Call. Consequently, SI will note be asserted and no interrupt is requested.</p> <p>Note that if an addressed slave does not return an ACK under slave receiver mode or not receive an ACK under slave transmitter mode, the slave device will become a not addressed slave. It cannot receive any data until its AA flag is set and a master addresses it again.</p> <p>There is a special case of I2STAT value C8H occurs under slave transmitter mode. Before the slave device transmit the last data byte to the master, AA flag can be cleared as 0. Then after the last data byte transmitted, the slave device will actively switch to not addressed slave mode of disconnecting with the master. The further reading by the master will be all FFH.</p>
0	I2CPX	<p>I2C Pins Select</p> <p>0 = Assign I2C0_SCL to P1.3 and I2C0_SDA to P1.4. 1 = Assign I2C0_SCL to P0.2 and I2C0_SDA to P1.6.</p> <p>Note that I2C pins will exchange immediately once setting or clearing this bit.</p>

I2ADDR – I²C Own Slave Address

Regiser	Address	Reset Value
I2ADDR	C1H, all pages	0000_0000b

7	6	5	4	3	2	1	0
I2ADDR[7:1]							GC
R/W							R/W

Bit	Name	Description
7:1	I2ADDR[7:1]	<p>I²C Device's Own Slave Address</p> <p><u>In master mode:</u> These bits have no effect.</p> <p><u>In slave mode:</u> These 7 bits define the slave address of this I²C device by user. The master should address I²C device by sending the same address in the first byte data after a START or a repeated START condition. If the AA flag is set, this I²C device will acknowledge the master after receiving its own address and become an addressed slave. Otherwise, the addressing from the master will be ignored.</p> <p>Note that I2ADDR[7:1] should not remain its default value of all 0, because address 0x00 is reserved for General Call.</p>
6	GC	<p>General Call Bit</p> <p><u>In master mode:</u> This bit has no effect.</p> <p><u>In slave mode:</u> 0 = The General Call is always ignored. 1 = The General Call is recognized if AA flag is 1; otherwise, it is ignored if AA is 0.</p>

ADCRL – ADC Result Low Byte

Regiser	Address	Reset Value
ADCRL	C2H, page 0	0000_0000b

7	6	5	4	3	2	1	0			
-	-	-	-	ADCR[3:0]						
-	-	-	-	R						

Bit	Name	Description
3:0	ADCR[3:0]	ADC Result Low Byte The least significant 4 bits of the ADC result stored in this register.

ADCRH – ADC Result High Byte

Regiser	Address	Reset Value
ADCRH	C3H, page 0	0000_0000b

7	6	5	4	3	2	1	0
ADCR[11:4]							
R							

Bit	Name	Description
7:0	ADCR[11:4]	ADC Result High Byte The most significant 8 bits of the ADC result stored in this register.

T3CON – Timer 3 Control

Regiser	Address	Reset Value
T3CON	C4H, Page 0	0000_0000b

7	6	5	4	3	2	1	0
SMOD_1	SMOD0_1	BRCK	TF3	TR3	T3PS[2:0]		
R/W	R/W	R/W	R/W	R/W	R/W		

Bit	Name	Description
7	SMOD_1	Serial Port 1 Double Baud Rate Enable Setting this bit doubles the serial port baud rate when UART1 is in Mode 2. See Table 6.8-2 Serial Port UART1 Mode / baudrate Description for details.
6	SMOD0_1	Serial Port 1 Framing Error Access Enable 0 = SCON_1.7 accesses to SM0_1 bit. 1 = SCON_1.7 accesses to FE_1 bit.
5	BRCK	Serial Port 0 Baud Rate Clock Source This bit selects which Timer is used as the baud rate clock source when serial port 0 is in Mode 1 or 3. 0 = Timer 1. 1 = Timer 3.
4	TF3	Timer 3 Overflow Flag This bit is set when Timer 3 overflows. It is automatically cleared by hardware when the program executes the Timer 3 interrupt service routine. This bit can be set or cleared by software.
3	TR3	Timer 3 Run Control 0 = Timer 3 is halted. 1 = Timer 3 starts running. Note that the reload registers RH3 and RL3 can only be written when Timer 3 is halted (TR3 bit is 0). If any of RH3 or RL3 is written if TR3 is 1, result is unpredictable.
2:0	T3PS[2:0]	Timer 3 Pre-Scalar These bits determine the scale of the clock divider for Timer 3. 000 = 1/1. 001 = 1/2. 010 = 1/4. 011 = 1/8. 100 = 1/16. 101 = 1/32. 110 = 1/64. 111 = 1/128.

RL3 – Timer 3 Reload Low Byte

Regiser	Address	Reset Value
RL3	C5H, Page 0	0000_0000b

7	6	5	4	3	2	1	0
RL3[7:0]							
R/W							

Bit	Name	Description
7:0	RL3[7:0]	Timer 3 Reload Low Byte It holds the low byte of the reload value of Timer 3.

RH3 – Timer 3 Reload High Byte

Regiser	Address	Reset Value
RL3	C6H, Page 0	0000_0000b

7	6	5	4	3	2	1	0
RH3[7:0]							
R/W							

Bit	Name	Description
7:0	RH3[7:0]	Timer 3 Reload High Byte It holds the high byte of the reload value of Time 3.

PIOCON1 – PWM or I/O Select

Regiser	Address	Reset Value
PIOCON1	C6H, Page 1	0000_0000b

7	6	5	4	3	2	1	0
-	-	PIO15	-	PIO13	PIO12	PIO11	-
-	-	R/W	-	R/W	R/W	R/W	-

Bit	Name	Description
5	PIO15	P1.5/PWM0_CH5 Pin Function Select 0 = P1.5/PWM0_CH5 pin functions as P1.5. 1 = P1.5/PWM0_CH5 pin functions as PWM0 channel 5 output.
3	PIO13	P0.4/PWM3 Pin Function Select 0 = P0.4/PWM0_CH3 pin functions as P0.4. 1 = P0.4/PWM0_CH3 pin functions as PWM0 channel 3 output.
2	PIO12	P0.5/PWM2 Pin Function Select 0 = P0.5/PWM0_CH2 pin functions as P0.5. 1 = P0.5/PWM0_CH2 pin functions as PWM0 channel 2 output.
1	PIO11	P1.4/PWM0 Channel 1 Pin Function Select 0 = P1.4/PWM0_CH1 pin functions as P1.4. 1 = P1.4/PWM0_CH1 pin functions as PWM0 channel 1 output.

TA – Timed Access

Regiser	Address	Reset Value
TA	C7H, all pages	0000_0000b

7	6	5	4	3	2	1	0
TA[7:0]							
W							

Bit	Name	Description
7:0	TA[7:0]	Timed Access The timed access register controls the access to protected SFRs. To access protected bits, user should first write AAH to the TA and immediately followed by a write of 55H to TA. After these two steps, a writing permission window is opened for 4 clock cycles during this period that user may write to protected SFRs.

T2CON – Timer 2 Control

Regiser	Address	Reset Value
T2CON	C8H, all pages	0000_0000b

7	6	5	4	3	2	1	0
TF2	-	-	-	-	TR2	-	CM/RL2
R/W	-	-	-	-	R/W	-	R/W

Bit	Name	Description
7	TF2	Timer 2 Overflow Flag This bit is set when Timer 2 overflows or a compare match occurs. If the Timer 2 interrupt and the global interrupt are enable, setting this bit will make CPU execute Timer 2 interrupt service routine. This bit is not automatically cleared via hardware and should be cleared via software.
2	TR2	Timer 2 Run Control 0 = Timer 2 Disabled. Clearing this bit will halt Timer 2 and the current count will be preserved in TH2 and TL2. 1 = Timer 2 Enabled.
0	CM/RL2	Timer 2 Compare or Auto-Reload Mode Select This bit selects Timer 2 functioning mode. 0 = Auto-reload mode. 1 = Compare mode.

T2MOD – Timer 2 Mode

Regiser	Address	Reset Value
T2MOD	C9H, all pages	0000_0000b

7	6	5	4	3	2	1	0
LDEN	T2DIV[2:0]			CAPCR	CMPCR	LDTS[1:0]	
R/W	R/W			R/W	R/W	R/W	

Bit	Name	Description
7	LDEN	Enable Auto-Reload 0 = Reloading RCMP2H and RCMP2L to TH2 and TL2 Disabled. 1 = Reloading RCMP2H and RCMP2L to TH2 and TL2 Enabled.
6:4	T2DIV[2:0]	Timer 2 Clock Divider 000 = Timer 2 clock divider is 1/1. 001 = Timer 2 clock divider is 1/4. 010 = Timer 2 clock divider is 1/16. 011 = Timer 2 clock divider is 1/32. 100 = Timer 2 clock divider is 1/64. 101 = Timer 2 clock divider is 1/128. 110 = Timer 2 clock divider is 1/256. 111 = Timer 2 clock divider is 1/512.
3	CAPCR	Capture Auto-Clear This bit is valid only under Timer 2 auto-reload mode. It enables hardware auto-clearing TH2 and TL2 counter registers after they have been transferred in to RCMP2H and RCMP2L while a capture event occurs. 0 = Timer 2 continues counting when a capture event occurs. 1 = Timer 2 value is auto-cleared as 0000H when a capture event occurs.
2	CMPCR	Compare Match Auto-Clear This bit is valid only under Timer 2 compare mode. It enables hardware auto-clearing TH2 and TL2 counter registers after a compare match occurs. 0 = Timer 2 continues counting when a compare match occurs. 1 = Timer 2 value is auto-cleared as 0000H when a compare match occurs.
1:0	LDTS[1:0]	Auto-Reload Trigger Select These bits select the reload trigger event. 00 = Reload when Timer 2 overflows. 01 = Reload when input capture 0 event occurs. 10 = Reload when input capture 1 event occurs. 11 = Reload when input capture 2 event occurs.

RCMP2L – Timer 2 Reload/Compare Low Byte

Regiser	Address	Reset Value
RCMP2L	CAH, all pages	0000_0000b

7	6	5	4	3	2	1	0
RCMP2L[7:0]							
R/W							

Bit	Name	Description
7:0	RCMP2L[7:0]	Timer 2 Reload/Compare Low Byte This register stores the low byte of compare value when Timer 2 is configured in compare mode. Also it holds the low byte of the reload value in auto-reload mode.

RCMP2H – Timer 2 Reload/Compare High Byte

Regiser	Address	Reset Value
RCMP2H	CBH, all pages	0000_0000b

7	6	5	4	3	2	1	0
RCMP2H[7:0]							
R/W							

Bit	Name	Description
7:0	RCMP2H[7:0]	Timer 2 Reload/Compare High Byte This register stores the high byte of compare value when Timer 2 is configured in compare mode. Also it holds the high byte of the reload value in auto-reload mode.

TL2 – Timer 2 Low Byte

Regiser	Address	Reset Value
TL2	CCH, all pages	0000_0000b

7	6	5	4	3	2	1	0
TL2[7:0]							
R/W							

Bit	Name	Description
7:0	TL2[7:0]	Timer 2 Low Byte The TL2 register is the low byte of the 16-bit counting register of Timer 2.

TH2 – Timer 2 High Byte

Regiser	Address	Reset Value
TH2	CDH, Page 0	0000_0000b

7	6	5	4	3	2	1	0
TH2[7:0]							
R/W							

Bit	Name	Description
7:0	TH2[7:0]	Timer 2 High Byte The TH2 register is the high byte of the 16-bit counting register of Timer 2.

ADCMPL – ADC Compare Low Byte

Regiser	Address	Reset Value
ADCMPL	CEH, page 0	0000_0000b

7	6	5	4	3	2	1	0
-	-	-	-	ADCMP[3:0]			
-	-	-	-	W/R			

Bit	Name	Description
3:0	ADCMP[3:0]	ADC Compare Low Byte The least significant 4 bits of the ADC compare value stores in this register.

ADCMPH – ADC Compare High Byte

Regiser	Address	Reset Value
ADCMPH	CFH, page 0	0000_0000b

7	6	5	4	3	2	1	0
ADCMP[11:4]							
W/R							

Bit	Name	Description
7:0	ADCMP[11:4]	ADC Compare High Byte The most significant 8 bits of the ADC compare value stores in this register.

PSW – Program Status Word

Regiser	Address	Reset Value
PSW	D0H, all pages, Bit addressable	0000_0000b

7	6	5	4	3	2	1	0
CY	AC	F0	RS1	RS0	OV	F1	P
R/W	R						

Bit	Name	Description																								
7	CY	Carry flag For a adding or subtracting operation, CY will be set when the previous operation resulted in a carry-out from or a borrow-in to the Most Significant bit, otherwise cleared. If the previous operation is MUL or DIV, CY is always 0. CY is affected by DA A instruction, which indicates that if the original BCD sum is greater than 100. For a CJNE branch, CY will be set if the first unsigned integer value is less than the second one. Otherwise, CY will be cleared.																								
6	C	Auxiliary carry Set when the previous operation resulted in a carry-out from or a borrow-in to the 4 th bit of the low order nibble, otherwise cleared.																								
5	0	User flag 0 The general purpose flag that can be set or cleared by user.																								
4	RS1	Register bank selection bits These two bits select one of four banks in which R0 to R7 locate.																								
3	RS0	<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>RS1</th> <th>RS0</th> <th>Register Bank</th> <th>RAM Address</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>00H to 07H</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>08H to 0FH</td> </tr> <tr> <td>1</td> <td>0</td> <td>2</td> <td>10H to 17H</td> </tr> <tr> <td>1</td> <td>1</td> <td>3</td> <td>18H to 1FH</td> </tr> </tbody> </table>					RS1	RS0	Register Bank	RAM Address	0	0	0	00H to 07H	0	1	1	08H to 0FH	1	0	2	10H to 17H	1	1	3	18H to 1FH
RS1	RS0	Register Bank	RAM Address																							
0	0	0	00H to 07H																							
0	1	1	08H to 0FH																							
1	0	2	10H to 17H																							
1	1	3	18H to 1FH																							
2	V	Overflow flag OV is used for a signed character operands. For a ADD or ADDC instruction, OV will be set if there is a carry out of bit 6 but not out of bit 7, or a carry out of bit 7 but not bit 6. Otherwise, OV is cleared. OV indicates a negative number produced as the sum of two positive operands or a positive sum from two negative operands. For a SUBB, OV is set if a borrow is needed into bit6 but not into bit 7, or into bit7 but not bit 6. Otherwise, OV is cleared. OV indicates a negative number produced when a negative value is subtracted from a positive value, or a positive result when a positive number is subtracted from a negative number. For a MUL, if the product is greater than 255 (00FFH), OV will be set. Otherwise, it is cleared. For a DIV, it is normally 0. However, if B had originally contained 00H, the values returned in A and B will be undefined. Meanwhile, the OV will be set.																								
1	1	User flag 1 The general purpose flag that can be set or cleared by user via software.																								

Bit	Name	Description
0	P	Parity flag Set to 1 to indicate an odd number of ones in the accumulator. Cleared for an even number of ones. It performs even parity check.

PWMPH – PWM Period High Byte

Regiser	Address	Reset Value
PWMPH	D1H, all pages	0000_0000b

7	6	5	4	3	2	1	0
PWMP[15:8]							
R/W							

Bit	Name	Description
7:0	PWMP[15:8]	PWM Period High Byte This byte with PWMPPL controls the period of the PWM generator signal.

PWMnH – PWM0 Duty High Byte

Regiser	Address	Reset Value
PWM0H	D1H, all pages	0000 _0000 b
PWM1H	D3H, all pages	0000 _0000 b
PWM2H	D4H, all pages	0000 _0000 b
PWM3H	D5H, all pages	0000 _0000 b
PWM4H	C4H, page 1	0000 _0000 b
PWM5H	C5H, page 1	0000 _0000 b

7	6	5	4	3	2	1	0
PWM0[15:8]							
R/W							

Bit	Name	Description
7:0	PWM0[15:8]	PWM0 Duty High Byte This byte with PWM0L controls the duty of the output signal PG0 from PWM generator.

PNP – PWM Negative Polarity

Regiser	Address	Reset Value
PNP	D6H, all pages	0000_0000b

7	6	5	4	3	2	1	0
-	-	PNP5	PNP4	PNP3	PNP2	PNP1	PNP0
-	-	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Description
n	PNPn	PWM_n Negative Polarity Output Enable 0 = PWM _n signal outputs directly on PWM _n pin. 1 = PWM _n signal outputs inversely on PWM _n pin.

FBD – PWM Fault Brake Data

Regiser	Address	Reset Value
FBD	D7H, all pages	0000_0000b

7	6	5	4	3	2	1	0
FBF	FBINLS	FBD5	FBD4	FBD3	FBD2	FBD1	FBD0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Description
7	FBF	Fault Brake Flag This flag is set when FBINEN is set as 1 and FB pin detects an edge, which matches FBINLS (FBD.6) selection. This bit is cleared by software. After FBF is cleared, Fault Brake data output will not be released until PWMRUN (PWMCON0.7) is set.
6	FBINLS	PWM_BRAKE Pin Input Level Selection 0 = Falling edge. 1 = Rising edge.
N	FBDn	PWMn Fault Brake Data 0 = PWMn signal is overwritten by 0 once Fault Brake asserted. 1 = PWMn signal is overwritten by 1 once Fault Brake asserted.

PWMCON0 – PWM Control 0

Regiser	Address		Reset Value
PWMCON0	D7H, all pages, Bit addressable		0000_0000b

7	6	5	4	3	2	1	0
PWMRUN	LOAD	PWMF	CLRPWM	-	-	-	-
R/W	R/W	R/W	R/W	-	-	-	-

Bit	Name	Description
7	PWMRUN	<p>PWM Run Enable 0 = PWM stays in idle. 1 = PWM starts running.</p>
6	LOAD	<p>PWM New Period and Duty Load This bit is used to load period and duty control registers in their buffer if new period or duty value needs to be updated. The loading will act while a PWM period is completed. The new period and duty affected on the next PWM cycle. After the loading is complete, LOAD will be automatically cleared via hardware. The meaning of writing and reading LOAD bit is different.</p> <p><u>Writing:</u> 0 = No effect. 1 = Load new period and duty in their buffers while a PWM period is completed.</p> <p><u>Reading:</u> 0 = A loading of new period and duty is finished. 1 = A loading of new period and duty is not yet finished.</p>
5	PWMF	<p>PWM Flag This flag is set according to definitions of INTSEL[2:0] and INTTYP[1:0] in PWMINTC. This bit is cleared by software.</p>
4	CLRPWM	<p>Clear PWM Counter Setting this bit clears the value of PWM 16-bit counter for resetting to 0000H. After the counter value is cleared, CLRPWM will be automatically cleared via hardware. The meaning of writing and reading CLRPWM bit is different.</p> <p><u>Writing:</u> 0 = No effect. 1 = Clearing PWM 16-bit counter.</p> <p><u>Reading:</u> 0 = PWM 16-bit counter is completely cleared. 1 = PWM 16-bit counter is not yet cleared.</p>

PWMPL – PWM Period Low Byte

Regiser	Address	Reset Value
PWMPL	D9H, all pages	0000_0000b

7	6	5	4	3	2	1	0
PWMP[7:0]							
R/W							

Bit	Name	Description
7:0	PWMP[7:0]	PWM Period Low Byte This byte with PWMPH controls the period of the PWM generator signal.

PWMnL – PWM0 Duty Low Byte

Regiser	Address	Reset Value
PWM0L	DAH, all pages	0000_0000 b
PWM1L	DBH, all pages	0000_0000 b
PWM2L	DCH, all pages	0000_0000 b
PWM3L	DDH, all pages	0000_0000 b
PWM4L	CCH, Page 1	0000_0000 b
PWM5L	CCH, Page 1	0000_0000 b

7	6	5	4	3	2	1	0
PWM0[7:0]							
R/W							

Bit	Name	Description
7:0	PWM0[7:0]	<p>PWM0 Channel 0 Duty Low Byte</p> <p>This byte with PWM0H controls the duty of the output signal PG0 from PWM generator.</p>

PIOCON0 – PWM or I/O Select

Regiser	Address	Reset Value
PIOCON0	DEH, all pages	0000_0000b

7	6	5	4	3	2	1	0
-	-	PIO05	PIO04	PIO03	PIO02	PIO01	PIO00
-	-	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Description
5	PIO05	P0.3/PWM0 Channel 5 Pin Function Select 0 = P0.3/PWM0_CH5 pin functions as P0.3. 1 = P0.3/PWM0_CH5 pin functions as PWM0_CH5 output.
4	PIO04	P0.1/PWM0 Channel 4 Pin Function Select 0 = P0.1/PWM0_CH4 pin functions as P0.1. 1 = P0.1/PWM0_CH4 pin functions as PWM4 output.
3	PIO03	P0.0/PWM0 Channel 3 Pin Function Select 0 = P0.0/PWM0_CH3 pin functions as P0.0. 1 = P0.0/PWM0_CH3 pin functions as PWM3 output.
2	PIO02	P1.0/PWM0 Channel 2 Pin Function Select 0 = P1.0/PWM0_CH2 pin functions as P1.0. 1 = P1.0/PWM0_CH2 pin functions as PWM2 output.
1	PIO01	P1.1/PWM0 Channel 1 Pin Function Select 0 = P1.1/PWM0_CH1 pin functions as P1.1. 1 = P1.1/PWM0_CH1 pin functions as PWM1 output.
0	PIO00	P1.2/PWM0 Channel 0 Pin Function Select 0 = P1.2/PWM0_CH0 pin functions as P1.2. 1 = P1.2/PWM0_CH0 pin functions as PWM0 output.

PWMCON1 – PWM Control 1

Regiser	Address	Reset Value
PIOCON1	DFH, all pages	0000_0000b

7	6	5	4	3	2	1	0
PWMMOD[1:0]	GP	PWMTYP	FBINEN	PWMDIV[2:0]			
R/W	R/W	R/W	R/W	R/W			

Bit	Name	Description
5	GP	Group Mode Enable This bit enables the group mode. If enabled, the duty of first three pairs of PWM are decided by PWM01H and PWM01L rather than their original duty control registers. 0 = Group mode Disabled. 1 = Group mode Enabled.
2:0	PWMDIV[2:0]	PWM Clock Divider This field decides the pre-scale of PWM clock source. 000 = 1/1. 001 = 1/2. 010 = 1/4. 011 = 1/8. 100 = 1/16. 101 = 1/32. 110 = 1/64. 111 = 1/128.

A or ACC – Accumulator

Regiser	Address	Reset Value
ACC	E0H, all pages, Bit addressable	0000_0000b

7	6	5	4	3	2	1	0
ACC.7	ACC.6	ACC.5	ACC.4	ACC.3	ACC.2	ACC.1	ACC.0
R/W							

Bit	Name	Description
7:0	ACC[7:0]	Accumulator The A or ACC register is the standard 80C51 accumulator for arithmetic operation.

ADCCON1 – ADC Control 1

Regiser	Address	Reset Value
ADCCON1	E1H, page 0	0000_0000b

7	6	5	4	3	2	1	0
-	STADCPX	ADCDIV[1:0]		ETGTYP[1:0]		ADCEX	ADCEN
-	R/W	R/W		R/W		R/W	R/W

Bit	Name	Description
6	STADCPX	External Start ADC Trigger Pin Select 0 = Assign STADC to P0.4. 1 = Assign STADC to P1.3. Note that STADC will exchange immediately once setting or clearing this bit.
5:4	ADCDIV[1:0]	ADC Clock Divider 00 = ADC clock source = FSYS/1. 01 = ADC clock source = FSYS/2. 10 = ADC clock source = FSYS/4. 11 = ADC clock source = FSYS/8.
3:2	ETGTYP[1:0]	External Trigger Type Select When ADCEX (ADCCON1.1) is set, these bits select which condition triggers ADC conversion. 00 = Falling edge on PWM0/2/4 or STADC pin. 01 = Rising edge on PWM0/2/4 or STADC pin. 10 = Central point of a PWM period. 11 = End point of a PWM period. Note that the central point interrupt or the period point interrupt is only available for PWM center-aligned type.
1	ADCEX	ADC External Conversion Trigger Select This bit select the methods of triggering an A/D conversion. 0 = A/D conversion is started only via setting ADCS bit. 1 = A/D conversion is started via setting ADCS bit or by external trigger source depending on ETGSEL[1:0] and ETGTYP[1:0]. Note that while ADCS is 1 (busy in converting), the ADC will ignore the following external trigger until ADCS is hardware cleared.
0	ADCEN	ADC Enable 0 = ADC circuit off. 1 = ADC circuit on.

ADCCON2 – ADC Control 2

Regiser	Address	Reset Value
ADCCON2	E2H, page0	0000_0000b

7	6	5	4	3	2	1	0
ADFBEN	ADCMPOP	ADCMREN	ADCMPO	-	-	-	ADCDLY.8
R/W	R/W	R/W	R	-	-	-	R/W

Bit	Name	Description
7	ADFBEN	ADC Compare Result Asserting Fault Brake Enable 0 = ADC asserting Fault Brake Disabled. 1 = ADC asserting Fault Brake Enabled. Fault Brake is asserted once its compare result ADCMPO is 1. Meanwhile, PWM channels output Fault Brake data. PWMRUN (PWMCN0.7) will also be automatically cleared by hardware. The PWM output resumes when PWMRUN is set again.
6	ADCMPOP	ADC Comparator Output Polarity 0 = ADCMPO is 1 if ADCR[11:0] is greater than or equal to ADCMP[11:0]. 1 = ADCMPO is 1 if ADCR[11:0] is less than ADCMP[11:0].
5	ADCMREN	ADC Result Comparator Enable ADC result comparator to trig ADCF enable bit. Only when comparator value match the condition of ADC compare value defined ADCF will be set to 1. This condition base on ADCMPH, ADCMPL and ADCMPOP register define. The ADCF register changes to 1 only when ADC comparing result matches the condition and then enters interrupt vector if ADC interrupt is enabled. 0 = ADC result comparator trig ADCF Disabled. 1 = ADC result comparator trig ADCF Enabled. Note: After this bit is enabled and ADC start is triggered, the ADC keeps converting. The register ADCRH and ADCRL value will change based on the result of ADC setting and can also be read out from the register. This process only stops after ADCF is set to 1
4	ADCMPO	ADC Comparator Output Value This bit is the output value of ADC result comparator based on the setting of ACMPOP. This bit updates after every A/D conversion complete.
3:1	-	Reserved
0	ADCDLY.8	ADC External Trigger Delay Counter Bit 8 See ADCDLY register.

ADCDLY – ADC Trigger Delay Counter

Regiser	Address	Reset Value
ADCDLY	E3H, all pages	0000_0000b

7	6	5	4	3	2	1	0
ADCDLY[7:0]							
R/W							

Bit	Name	Description
7:0	ADCDLY[7:0]	ADC External Trigger Delay Counter Low Byte This 8-bit field combined with ADCCON2.0 forms a 9-bit counter. This counter inserts a delay after detecting the external trigger. An A/D converting starts after this period of delay. External trigger delay time = $\frac{\text{ADCDLY}}{F_{\text{SYS}}}$. Note that this field is valid only when ADCEX (ADCCON1.1) is set. User should not modify ADCDLY during PWM run time if selecting PWM output as the external ADC trigger source.

CnL – Capture n Low Byte

Regiser	Address	Reset Value
C0L	E4H, all pages	0000_0000b
C1L	E6H, all pages	0000_0000b
C2L	EDH, all pages	0000_0000b

7	6	5	4	3	2	1	0
C0L[7:0]							
R/W							

Bit	Name	Description
7:0	CnL[7:0]	Input Capture n Result Low Byte The C0L register is the low byte of the 16-bit result captured by input capture 0.

CnH – Capture n High Byte

Regiser	Address	Reset Value
C0H	E4H, all pages	0000_0000b
C1H	E7H, all pages	0000_0000b
C2H	EEH, all pages	0000_0000b

7	6	5	4	3	2	1	0
C0H[7:0]							
R/W							

Bit	Name	Description
7:0	CnH[7:0]	Input Capture n Result High Byte The C0H register is the high byte of the 16-bit result captured by input capture 0.

ADCCONO – ADC Control 0

Regiser	Address	Reset Value
ADCCONO	E8H, page 0 , Bit addressable	0000_0000b

7	6	5	4	3	2	1	0
ADCF	ADCS	ETGSEL1	ETGSEL0	ADCHS3	ADCHS2	ADCHS1	ADCHS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Description
7	ADCF	ADC Flag This flag is set when an A/D conversion is completed at ADCMPPEN (ADCCON2[5]) disabled; if ADCCMPEN is enabled, this bit is set when comparator value match the condition of ADC compare value in N76S003 . The ADC result can be read. While this flag is 1, ADC cannot start a new converting. This bit is cleared by software.
6	ADCS	A/D Converting Software Start Trigger Setting this bit 1 triggers an A/D conversion. This bit remains logic 1 during A/D converting time and is automatically cleared via hardware right after conversion complete. The meaning of writing and reading ADCS bit is different. <u>Writing:</u> 0 = No effect. 1 = Start an A/D converting. <u>Reading:</u> 0 = ADC is in idle state. 1 = ADC is busy in converting.
5:4	ETGSEL[1:0]	External Trigger Source Select When ADCEX (ADCCON1.1) is set, these bits select which pin output triggers ADC conversion. 00 = PWM0. 01 = PWM2. 10 = PWM4. 11 = STADC pin.
3:0	ADCHS[3:0]	A/D Converting Channel Select This field selects the activating analog input source of ADC. If ADCEN is 0, all inputs are disconnected. 0000 = ADC_CH0. 0001 = ADC_CH1. 0010 = ADC_CH2. 0011 = ADC_CH3. 0100 = ADC_CH4. 0101 = ADC_CH5. 0110 = ADC_CH6. 0111 = ADC_CH7. 1000 = Internal band-gap voltage. Others = Reserved.

PICON – Pin Interrupt Control

Regiser	Address		Reset Value			
PICON	E9H, all pages		0000_0000b			

7	6	5	4	3	2	1	0
PIT67	PIT45	PIT3	PIT2	PIT1	PIT0	PIPS[1:0]	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Name	Description
7	PIT67	Pin Interrupt Channel 6 and 7 Type Select This bit selects which type that pin interrupt channel 6 and 7 is triggered. 0 = Level triggered. 1 = Edge triggered.
6	PIT45	Pin Interrupt Channel 4 and 5 Type Select This bit selects which type that pin interrupt channel 4 and 5 is triggered. 0 = Level triggered. 1 = Edge triggered.
5	PIT3	Pin Interrupt Channel 3 Type Select This bit selects which type that pin interrupt channel 3 is triggered. 0 = Level triggered. 1 = Edge triggered.
4	PIT2	Pin Interrupt Channel 2 Type Select This bit selects which type that pin interrupt channel 2 is triggered. 0 = Level triggered. 1 = Edge triggered.
3	PIT1	Pin Interrupt Channel 1 Type Select This bit selects which type that pin interrupt channel 1 is triggered. 0 = Level triggered. 1 = Edge triggered.
2	PIT0	Pin Interrupt Channel 0 Type Select This bit selects which type that pin interrupt channel 0 is triggered. 0 = Level triggered. 1 = Edge triggered.
1:0	PIPS[1:0]	Pin Interrupt Port Select This field selects which port is active as the 8-channel of pin interrupt. 00 = Port 0. 01 = Port 1. 10 = Port 2. 11 = Port 3.

PINEN – Pin Interrupt Negative Polarity Enable

Regiser	Address	Reset Value
PINEN	EAH, all pages	0000_0000b

7	6	5	4	3	2	1	0
PINEN7	PINEN6	PINEN5	PINEN4	PINEN3	PINEN2	PINEN1	PINEN0
R/W							

Bit	Name	Description
n	PINENn	Pin Interrupt Channel n Negative Polarity Enable This bit enables low-level/falling edge triggering pin interrupt channel n. The level or edge triggered selection depends on each control bit PITn in PICON. 0 = Low-level/falling edge detect Disabled. 1 = Low-level/falling edge detect Enabled.

PIPEN – Pin Interrupt Positive Polarity Enable

Regiser	Address	Reset Value
PIPEN	EBH, all pages	0000_0000b

7	6	5	4	3	2	1	0
PIPEN7	PIPEN6	PIPEN5	PIPEN4	PIPEN3	PIPEN2	PIPEN1	PIPEN0
R/W							

Bit	Name	Description
n	PIPEN _n	Pin Interrupt Channel n Positive Polarity Enable This bit enables high-level/rising edge triggering pin interrupt channel n. The level or edge triggered selection depends on each control bit PITn in PICON. 0 = High-level/rising edge detect Disabled. 1 = High-level/rising edge detect Enabled.

PIF – Pin Interrupt Flags

Regiser	Address	Reset Value
PIF	ECH, all pages	0000_0000b

7	6	5	4	3	2	1	0
PIF7	PIF6	PIF5	PIF4	PIF3	PIF2	PIF1	PIF0
R (level) R/W (edge)							

Bit	Name	Description
n	PIFn	Pin Interrupt Channel n Flag If the edge trigger is selected, this flag will be set by hardware if the channel n of pin interrupt detects an enabled edge trigger. This flag should be cleared by software. If the level trigger is selected, this flag follows the inverse of the input signal's logic level on the channel n of pin interrupt. Software cannot control it.

EIP – Extensive Interrupt Priority

Regiser	Address	Reset Value
EIP	EFH, all pages	0000_0000b

7	6	5	4	3	2	1	0
PT2	PSPI	PFB	PWDT	PPWM	PCAP	PPI	PI2C
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Description
7	PT2	Timer 2 interrupt priority low bit
6	PSPI	SPI interrupt priority low bit
5	PFB	Fault Brake interrupt priority low bit
4	PWDT	WDT interrupt priority low bit
3	PPWM	PWM interrupt priority low bit
2	PCAP	Input capture interrupt priority low bit
1	PPI	Pin interrupt priority low bit
0	PI2C	I ² C interrupt priority low bit

Note: EIP is used in combination with the EIPH to determine the priority of each interrupt source. See Table 6.2-2 Interrupt Priority Level Setting for correct interrupt priority configuration.

B – B Register

Regiser	Address	Reset Value
B	F0H, all pages,bit addressable	0000_0000b

7	6	5	4	3	2	1	0
B.7	B.6	B.5	B.4	B.3	B.2	B.1	B.0
R/W							

Bit	Name	Description
7:0	B[7:0]	B Register The B register is the other accumulator of the standard 80C51 .It is used mainly for MUL and DIV instructions.

CAPCON3 – Input Capture Control 3

Regiser	Address	Reset Value
CAPCON3	F1H, all pages	0000_0000b

7	6	5	4	3	2	1	0
CAP13	CAP12	CAP11	CAP10	CAP03	CAP02	CAP01	CAP00
R/W							

Bit	Name	Description
[7:4]	CAP1[3:0]	Input Capture Channel 0 Input Pin Select 0000 = P1.2/IC0. 0001 = P1.1/IC1. 0010 = P1.0/IC2. 0011 = P0.0/IC3. 0100 = P0.4/IC3. 0101 = P0.1/IC4. 0110 = P0.3/IC5. 0111 = P0.5/IC6. 1000 = P1.5/IC7. others = P1.2/IC0.
[3:0]	CAP0[3:0]	Input Capture Channel 0 Input Pin Select 0000 = P1.2/IC0. 0001 = P1.1/IC1. 0010 = P1.0/IC2. 0011 = P0.0/IC3. 0100 = P0.4/IC3. 0101 = P0.1/IC4. 0110 = P0.3/IC5. 0111 = P0.5/IC6. 1000 = P1.5/IC7. others = P1.2/IC0.

CAPCON4 – Input Capture Control 4

Regiser	Address	Reset Value
CAPCON4	F2H, all pages	0000_0000b

7	6	5	4	3	2	1	0
-	-	-	-	CAP23	CAP22	CAP21	CAP20
-	-	-	-	R/W	R/W	R/W	R/W

Bit	Name	Description
[3:0]	CAP2[3:0]	Input Capture Channel 0 Input Pin Select 0000 = P1.2/IC0. 0001 = P1.1/IC1. 0010 = P1.0/IC2. 0011 = P0.0/IC3. 0100 = P0.4/IC3. 0101 = P0.1/IC4. 0110 = P0.3/IC5. 0111 = P0.5/IC6. 1000 = P1.5/IC7. others = P1.2/IC0.

SPCR – Serial Peripheral Control Register

Regiser	Address	Reset Value
SPCR	F3H, page 0	0000_0000b

7	6	5	4	3	2	1	0
SSOE	SPIEN	LSBFE	MSTR	CPOL	CPHA	SPR1	SPR0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Description
7	SSOE	Slave Select Output Enable This bit is used in combination with the DISMODF (SPSR.3) bit to determine the feature of \overline{SS} pin as shown in 0 = \overline{SS} . functions as a general purpose I/O pin. 1 = \overline{SS} . automatically goes low for each transmission when selecting external Slave device and goes high during each idle state to de-select the Slave device.
6	SPIEN	SPI Enable 0 = SPI function Disabled. 1 = SPI function Enabled.
5	LSBFE	LSB First Enable 0 = The SPI data is transferred MSB first. 1 = The SPI data is transferred LSB first.
4	MSTR	Master Mode Enable This bit switches the SPI operating between Master and Slave modes. 0 = The SPI is configured as Slave mode. 1 = The SPI is configured as Master mode.
3	CPOL	SPI Clock Polarity Select CPOL bit determines the idle state level of the SPI clock. See Figure 6.9-4 SPI Clock Formats . 0 = The SPI clock is low in idle state. 1 = The SPI clock is high in idle state.
2	CPHA	SPI Clock Phase Select CPHA bit determines the data sampling edge of the SPI clock. See Figure 6.9-4 SPI Clock Formats . 0 = The data is sampled on the first edge of the SPI clock. 1 = The data is sampled on the second edge of the SPI clock.

Bit	Name	Description																							
1:0	SPR[1:0]	<p>SPI Clock Rate Select</p> <p>These two bits select four grades of SPI clock divider. The clock rates below are illustrated under $F_{SYS} = 16$ MHz condition.</p> <p>$F_{SYS} = 16$MHz.</p> <table border="1"><thead><tr><th>SPR1</th><th>SPR0</th><th>Divider</th><th>SPI clock rate</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>2</td><td>8M bit/s</td></tr><tr><td>0</td><td>1</td><td>4</td><td>4M bit/s</td></tr><tr><td>1</td><td>0</td><td>8</td><td>WM bit/s</td></tr><tr><td>1</td><td>1</td><td>16</td><td>1 M bit/s</td></tr></tbody></table> <p>SPR[1:0] are valid only under Master mode (MSTR = 1). If under Slave mode, the clock will automatically synchronize with the external clock on SPICLK pin from Master device up to $F_{SYS}/2$ communication speed.</p>				SPR1	SPR0	Divider	SPI clock rate	0	0	2	8M bit/s	0	1	4	4M bit/s	1	0	8	WM bit/s	1	1	16	1 M bit/s
SPR1	SPR0	Divider	SPI clock rate																						
0	0	2	8M bit/s																						
0	1	4	4M bit/s																						
1	0	8	WM bit/s																						
1	1	16	1 M bit/s																						

SPCR2 – Serial Peripheral Control Register 2

Regiser	Address	Reset Value
SPCR2	F3H, page 1	0000_0000b

7	6	5	4	3	2	1	0
-	-	-	-	-	-	SPIS1	SPIS0
-	-	-	-	-	-	R/W	R/W

Bit	Name	Description																																				
7:2	-	Reserved																																				
0	SPIS[1:0]	<p>SPI Interval Time Selection Between Adjacent Bytes</p> <p>SPIS[1:0] and CPHA select eight grades of SPI interval time selection between adjacent bytes. As below table:</p> <table border="1"> <thead> <tr> <th>CPHA</th> <th>SPIS1</th> <th>SPIS0</th> <th>SPI clock</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0.0</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>0.5</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>1.5</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>2.0</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>0.0</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>1.0</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>2.0</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>2.5</td> </tr> </tbody> </table> <p>SPIS[1:0] are valid only under Master mode (MSTR = 1).</p>	CPHA	SPIS1	SPIS0	SPI clock	0	0	0	0.0	0	0	1	0.5	0	1	0	1.5	0	1	1	2.0	1	0	0	0.0	1	0	1	1.0	1	1	0	2.0	1	1	1	2.5
CPHA	SPIS1	SPIS0	SPI clock																																			
0	0	0	0.0																																			
0	0	1	0.5																																			
0	1	0	1.5																																			
0	1	1	2.0																																			
1	0	0	0.0																																			
1	0	1	1.0																																			
1	1	0	2.0																																			
1	1	1	2.5																																			

SPSR – Serial Peripheral Status Register

Regiser	Address		Reset Value		
SPSR	F4H, all page		0000_0000b		

7	6	5	4	3	2	1	0
SPIF	WCOL	SPIOVF	MODF	DISMODF	TXBUF	-	-
R/W	R/W	R/W	R/W	R/W	R	-	-

Bit	Name	Description
7	SPIF	SPI Complete Flag This bit is set to logic 1 via hardware while an SPI data transfer is complete or an receiving data has been moved into the SPI read buffer. If ESPI (EIE .0) and EA are enabled, an SPI interrupt will be required. This bit should be cleared via software. Attempting to write to SPDR is inhibited if SPIF is set.
6	WCOL	Write Collision Error Flag This bit indicates a write collision event. Once a write collision event occurs, this bit will be set. It should be cleared via software.
5	SPIOVF	SPI Overrun Error Flag This bit indicates an overrun event. Once an overrun event occurs, this bit will be set. If ESPI and EA are enabled, an SPI interrupt will be required. This bit should be cleared via software.
4	MODF	Mode Fault Error Flag This bit indicates a Mode Fault error event. If <u>SS</u> pin is configured as Mode Fault input (MSTR = 1 and DISMODF = 0) and <u>SS</u> . is pulled low by external devices, a Mode Fault error occurs. Instantly MODF will be set as logic 1. If ESPI and EA are enabled, an SPI interrupt will be required. This bit should be cleared via software.
3	DISMODF	Disable Mode Fault Error Detection This bit is used in combination with the SSOE (SPCR.7) bit to determine the feature of <u>SS</u> pin as shown in Table 6.9-1 Slave Select Pin Configurations . DISMODF is valid only in Master mode (MSTR = 1). 0 = Mode Fault detection Enabled. <u>SS</u> serves as input pin for Mode Fault detection disregard of SSOE. 1 = Mode Fault detection Disabled. The feature of <u>SS</u> follows SSOE bit.
2	TXBUF	SPI Writer Data Buffer Status This bit indicates the SPI transmit buffer status. 0 = SPI writer data buffer is empty. 1 = SPI writer data buffer is full.

SPDR – Serial Peripheral Data Register

Regiser	Address	Reset Value
SPDR	F5H, all page	0000_0000b

7	6	5	4	3	2	1	0
SPDR[7:0]							
R/W							

Bit	Name	Description
7:0	SPDR[7:0]	Serial Peripheral Data This byte is used for transmitting or receiving data on SPI bus. A write of this byte is a write to the shift register. A read of this byte is actually a read of the read data buffer. In Master mode, a write to this register initiates transmission and reception of a byte simultaneously.

AINDIDS – ADC Channel Digital Input Disconnect

Regiser	Address	Reset Value
AINDIDS	F6H, all page	0000_0000b

7	6	5	4	3	2	1	0
P11DIDS	P03DIDS	P04DIDS	P05DIDS	P06DIDS	P07DIDS	P30DIDS	P17DIDS
R/W							

Bit	Name	Description
n	PnDIDS	ADC Channel Digital Input Disable 0 = ADC channel n digital input Enabled. 1 = ADC channel n digital input Disabled. ADC channel n is read always 0.

EIPH – Extensive Interrupt Priority High

Regiser	Address	Reset Value
EIPH	F7H, all page	0000_0000b

7	6	5	4	3	2	1	0
PT2H	PSPIH	PFBH	PWDTH	PPWMH	PCAPH	PPIH	PI2CH
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Description
7	PT2H	Timer 2 interrupt priority high bit
6	PSPIH	SPI interrupt priority high bit
5	PFBH	Fault Brake interrupt priority high bit
4	PWDTH	WDT interrupt priority high bit
3	PPWMH	PWM interrupt priority high bit
2	PCAPH	Input capture interrupt priority high bit
1	PPIH	Pin interrupt priority high bit
0	PI2CH	I ² C interrupt priority high bit

Note: EIPH is used in combination with the EIP to determine the priority of each interrupt source. See [Table 6.2-2 Interrupt Priority Level Setting](#) for correct interrupt priority configuration.

SCON_1 – Serial Port 1 Control

Regiser	Address	Reset Value
SCON_1	F8H, all page, bit addressable	0000_0000b

7	6	5	4	3	2	1	0
SM0_1/FE_1	SM1_1	SM2_1	REN_1	TB8_1	RB8_1	TL_1	RI_1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Description
7	SM0_1/ FE_1	Serial port 1 mode select <u>SMOD0_1 (T3CON.6) = 0:</u> See Table 6.8-2 Serial Port UART1 Mode / baudrate Description for details. <u>SMOD0_1 (T3CON.6) = 1:</u> SM0_1/FE_1 bit is used as frame error (FE) status flag. It is cleared by software. 0 = Frame error (FE) did not occur. 1 = Frame error (FE) occurred and detected.
6	SM1_1	Multiprocessor communication mode enable The function of this bit is dependent on the serial port 1 mode. <u>Mode 0:</u> No effect. <u>Mode 1:</u> This bit checks valid stop bit. 0 = Reception is always valid no matter the logic level of stop bit. 1 = Reception is valid only when the received stop bit is logic 1 and the received data matches "Given" or "Broadcast" address. <u>Mode 2 or 3:</u> For multiprocessor communication. 0 = Reception is always valid no matter the logic level of the 9 th bit. 1 = Reception is valid only when the received 9 th bit is logic 1 and the received data matches "Given" or "Broadcast" address.
5	SM2_1	Receiving enable 0 = Serial port 1 reception Disabled. 1 = Serial port 1 reception Enabled in Mode 1,2, or 3. In Mode 0, reception is initiated by the condition REN_1 = 1 and RI_1 = 0.
3	TB8_1	9 th transmitted bit This bit defines the state of the 9 th transmission bit in serial port 1 Mode 2 or 3. It is not used in Mode 0 or 1.
2	RB8_1	9 th received bit The bit identifies the logic level of the 9 th received bit in serial port 1 Mode 2 or 3. In Mode 1, RB8_1 is the logic level of the received stop bit. SM2_1 bit as logic 1 has restriction for exception. RB8_1 is not used in Mode 0.

Bit	Name	Description
1	TI_1	Transmission interrupt flag This flag is set by hardware when a data frame has been transmitted by the serial port 1 after the 8 th bit in Mode 0 or the last data bit in other modes. When the serial port 1 interrupt is enabled, setting this bit causes the CPU to execute the serial port 1 interrupt service routine. This bit must be cleared manually via software.
0	RI_1	Receiving interrupt flag This flag is set via hardware when a data frame has been received by the serial port 1 after the 8 th bit in Mode 0 or after sampling the stop bit in Mode 1, 2, or 3. SM2_1 bit as logic 1 has restriction for exception. When the serial port 1 interrupt is enabled, setting this bit causes the CPU to execute to the serial port 1 interrupt service routine. This bit must be cleared manually via software.

PDTEN – PWM Dead-time Enable

Regiser	Address	Reset Value
PDTEN	F9H, all page, TA protected	0000_0000b

7	6	5	4	3	2	1	0
-	-	-	PDTCNT.8	-	PDT45EN	PDT23EN	PDT01EN
-	-	-	R/W	-	R/W	R/W	R/W

Bit	Name	Description
4	PDTCNT.8	PWM Dead-Time Counter Bit 8 See PDTCNT register.
2	PDT45EN	PWM0_CH4/ PWM0_CH5 Pair Dead-Time Insertion Enable This bit is valid only when PWM4/5 is under complementary mode. 0 = No delay on GP4/GP5 pair signals. 1 = Insert dead-time delay on the rising edge of GP4/GP5 pair signals.
1	PDT23EN	PWM2/3 Pair Dead-Time Insertion Enable This bit is valid only when PWM0_CH2/ PWM_CH3 is under complementary mode. 0 = No delay on GP2/GP3 pair signals. 1 = Insert dead-time delay on the rising edge of GP2/GP3 pair signals.
0	PDT01EN	PWM0_CH0/ PWM0_CH1 Pair Dead-Time Insertion Enable This bit is valid only when PWM0/1 is under complementary mode. 0 = No delay on GP0/GP1 pair signals. 1 = Insert dead-time delay on the rising edge of GP0/GP1 pair signals.

PDTCNT – PWM Dead-time Counter

Regiser	Address	Reset Value
PDTCNT	FAH, all page, TA protected	0000_0000b

7	6	5	4	3	2	1	0
PDTCNT[7:0]							
R/W							

Bit	Name	Description
7:0	PDTCNT[7:0]	PWM Dead-Time Counter Low Byte This 8-bit field combined with PDTEN.4 forms a 9-bit PWM dead-time counter PDTCNT. This counter is valid only when PWM is under complementary mode and the correspond PDTEN bit for PWM pair is set. $\text{PWM dead-time} = \frac{\text{PDTCNT}+1}{F_{\text{SYS}}}.$ Note that user should not modify PDTCNT during PWM run time.

PMEN – PWM Mask Enable

Regiser	Address	Reset Value
PMEN	FBH, all page	0000_0000b

7	6	5	4	3	2	1	0
-	-	PMEN5	PMEN4	PMEN3	PMEN2	PMEN1	PMENO
-	-	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Description
n	PMENn	PWMn Mask Enable 0 = PWMn signal outputs from its PWM generator. 1 = PWMn signal is masked by PMDn.

PMD – PWM Mask Data

Regiser	Address	Reset Value
PMD	FCH, all page	0000_0000b

7	6	5	4	3	2	1	0
-	-	PMD5	PMD4	PMD3	PMD2	PMD1	PMD0
-	-	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Description
n	PMDn	PWM_n Mask Data The PWM _n signal outputs mask data once its corresponding PMEN _n is set. 0 = PWM _n signal is masked by 0. 1 = PWM _n signal is masked by 1.

PORDIS – POR Disable

Regiser	Address	Reset Value
PORDIS	FDH, all page, TA protected	0000_0000b

7	6	5	4	3	2	1	0
PORDIS[7:0]							
W							

Bit	Name	Description
7:0	PORDIS[7:0]	POR Disable To first writing 5AH to the PORDIS and immediately followed by a writing of A5H will disable POR.

EIP1 – Extensive Interrupt Priority 1

Regiser	Address	Reset Value
EIP1	FEH, page 0	0000_0000b

7	6	5	4	3	2	1	0
-	-	-	-	-	PWKT	PT3	PS_1
-	-	-	-	-	R/W	R/W	R/W

Bit	Name	Description
2	PWKT	WKT interrupt priority low bit
1	PT3	Timer 3 interrupt priority low bit
0	PS_1	Serial port 1 interrupt priority low bit

Note: EIP1 is used in combination with the EIPH1 to determine the priority of each interrupt source. See [Table 6.2-2 Interrupt Priority Level Setting](#) for correct interrupt priority configuration.

EIPH1 – Extensive Interrupt Priority High 1

Regiser	Address	Reset Value
EIPH1	FFH, page 0	0000_0000b

7	6	5	4	3	2	1	0
-	-	-	-	-	PWKTH	PT3H	PSH_1
-	-	-	-	-	R/W	R/W	R/W

Bit	Name	Description
2	PWKTH	WKT interrupt priority high bit
1	PT3H	Timer 3 interrupt priority high bit
0	PSH_1	Serial port 1 interrupt priority high bit

Note: EIPH1 is used in combination with the EIP1 to determine the priority of each interrupt source. See [Table 6.2-2 Interrupt Priority Level Setting](#) for correct interrupt priority configuration.

6.2 System Manager

6.2.1 Clock System

The N76S003 has a wide variety of clock sources and selection features that allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. The N76S003 provides three options of the system clock sources including internal oscillator, or external clock from XIN pin via software. The N76S003 is embedded with two internal oscillators: one 10 kHz low-speed and one 16 MHz high-speed, which is factory trimmed to $\pm 2\%$ under all conditions. A clock divider CKDIV is also available on N76S003 for adjustment of the flexibility between power consumption and operating performance.




Figure 6.2-1 Clock System Block Diagram

6.2.1.1 System Clock Sources

There are a total of three system clock sources selectable in the N76S003 including high-speed internal oscillator, low-speed internal oscillator and external clock input. Each of them can be the system clock source in the N76S003. Different active system clock sources also affect multi-function of P3.0/Xin.

6.2.1.2 Internal Oscillators

There are two internal oscillators in the N76S003 – one high-speed internal oscillator (HIRC) 16 MHz. And one 10 kHz low-speed (LIRC). Both of them can be selected as the system clock. HIRC can be enabled by setting HIRCEN (CKEN.5). LIRC is enabled after device is powered up. User can set OSC[1:0] (CKSWT [2:1]) as [1,1] to select the HIRC as the system clock. By setting OSC[1:0] as [1,0], LIRC will be selected as the system clock. Note that after the N76S003 is powered, HIRC and LIRC will be both enabled and HIRC is default selected as the system clock source. While using internal oscillators, Xin automatically switch as one general purpose I/O P3.0 to expend the number of general purpose I/O. The I/O output mode of P3.0 can be selected by configuring P3M1 and P3M2 registers.

Since HIRC value defined by a 9-bit data, user can adjust SFR to modify HIRC value, each bit of this value is about modify 40KHz. Decrease this value will cause HIRC more quick and add one means HIRC speed slower about 40KHz.

Following shows two Byte combine the 9-bit internal RC trim value.

RCTRIM0 –High Speed Internal Oscillator 16 MHz Trim 0 (TA Protected)

7	6	5	4	3	2	1	0
HIRCTRIM[8:1]							
R/W							

Address: 84H Reset value: 16 MHz HIRC value

RCTRIM1 –High Speed Internal Oscillator 16 MHz Trim 1 (TA Protected)

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	HIRCTRIM.0
-	-	-	-	-	-	-	R/W

Address: 85H Reset value: 16 MHz HIRC value

6.2.1.3 System Clock Switching

The N76S003 supports clock source switching on-the-fly by controlling CKSWT and CKEN registers via software. It provides a wide flexibility in application. Note that these SFRs are writing TA protected for precaution. With this clock source control, the clock source can be switched between the external clock source and the internal oscillator, even between the high and low-speed internal oscillator. However, during clock source switching, the device requires some amount of warm-up period for an original disabled clock source. Therefore, user should follow steps below to ensure a complete clock source switching. User can enable the target clock source by writing proper value into CKEN register, wait for the clock source stable by polling its status bit in CKSWT register, and switch to the target clock source by changing OSC[1:0] (CKSWT[2:1]). After these step, the clock source switching is successful and then user can also disable the original clock source if power consumption is concerned. Note that if not following the steps above, the hardware will take certain actions to deal with such illegal operations as follows.

1. If user tries to disable the current clock source by changing CKEN value, the device will ignore this action. The system clock will remain the original one and CKEN will remain the original value.
2. If user tries to switch the system clock source to a disabled one by changing OSC[1:0] value, OSC[1:0] value will be updated right away. But the system clock will remain the original one and CKSWTF flag will be set by hardware.
3. Once user switches the system clock source to an enabled but still instable one, the hardware will wait for stabilization of the target clock source and then switch to it in the background. During this waiting period, the device will continue executing the program with the original clock source and CKSWTF will be set as 1. After the stable flag of the target clock source (see CKSWT[7:3]) is set and the clock source switches successfully, CKSWTF will be cleared as 0 automatically by hardware.

CKSWT – Clock Switch (TA Protected)

Regiser	Address	Reset Value
CKSWT	96H, all pages, TA protected	0011_0000b

7	6	5	4	3	2	1	0
-	-	HIRCST	-	ECLKST	OSC[1:0]	-	-
-	-	R	-	R	W	-	-

Bit	Name	Description
7:6	-	Reserved
5	HIRCST	High-Speed Internal Oscillator 16 MHz Status 0 = High-speed internal oscillator is not stable or disabled. 1 = High-speed internal oscillator is enabled and stable.
4	-	Reserved
3	ECLKST	External Clock Input Status 0 = External clock input is not stable or disabled. 1 = External clock input is enabled and stable.
2:1	OSC[1:0]	Oscillator Selection Bits This field selects the system clock source. 00 = Internal 16 MHz oscillator. 01 = External clock source according to EXTN[1:0] (CKEN[7:6]) setting. 10 = Internal 10 kHz oscillator. 11 = Reserved. Note that this field is write only. The read back value of this field may not correspond to the present system clock source.

CKEN – Clock Enable

Regiser	Address	Reset Value
CKEN	97H, all pages, TA protected	0011_0000b

7	6	5	4	3	2	1	0
							CKSWTF
R/W	R/W	-	-	-	-	-	R

Bit	Name	Description
7:6	EXTEN[1:0]	External Clock Source Enable 11 = External clock input via XIN Enabled. Others = external clock input is disable. P30 work as general purpose I/O.
5	HIRCEN	High-Speed Internal Oscillator 16 MHz Enable 0 = The high-speed internal oscillator Disabled. 1 = The high-speed internal oscillator Enabled. Note that once IAP is enabled by setting IAPEN (CHPCON.0), the high-speed internal 16 MHz oscillator will be enabled automatically. The hardware will also set HIRCEN and HIRCST bits. After IAPEN is cleared, HIRCEN and EHRCST resume the original values.
4:1	-	Reserved
0	CKSWTF	Clock Switch Fault Flag 0 = The previous system clock source switch was successful. 1 = User tried to switch to an instable or disabled clock source at the previous system clock source switch. If switching to an instable clock source, this bit remains 1 until the clock source is stable and switching is successful.

6.2.1.4 System Clock Divider

The oscillator frequency (Fosc) can be divided down, by an integer, up to 1/510 by configuring a dividing register, CKDIV, to provide the system clock (Fsys). This feature makes it possible to temporarily run the MCU at a lower rate, reducing power consumption. By dividing the clock, the MCU can retain the ability to respond to events other than those that can cause interrupts (i.e. events that allow exiting the Idle mode) by executing its normal program at a lower rate. This can often result in lower power consumption than in Idle mode. This can allow bypassing the oscillator start-up time in cases where Power-down mode would otherwise be used. The value of CKDIV may be changed by the program at any time without interrupting code execution.

CKDIV – Clock Divider

Regiser	Address	Reset Value
CKDIV	95H, all pages	0000_0000b

7	6	5	4	3	2	1	0
CKDIV[7:0]							
R/W							

Bit	Name	Description
7:0	CKDIV[7:0]	Clock Divider The system clock frequency FSYS follows the equation below according to CKDIV value. $F_{SYS} = F_{OSC}$, while CKDIV = 00H, an.d $F_{SYS} = \frac{F_{OSC}}{2 \times CKDIV}$, while CKDIV = 01H to FFH.

6.2.1.5 System Clock Output

The N76S003 provides a CLO pin (P1.1) that outputs the system clock. Its frequency is the same as F_{SYS} . The output enable bit is CLOEN (CKCON.1). CLO output stops when device is put in its Power-down mode because the system clock is turned off. Note that when noise problem or power consumption is important issue, user had better not enable CLO output.

CKCON – Clock Control

Regiser	Address	Reset Value
CKCON	8EH, all pages	0000_0000b

7	6	5	4	3	2	1	0
-	PWMCKS	-	T1M	T0M	-	CLOEN	-
-	R/W	-	R/W	R/W	-	R/W	-

Bit	Name	Description
1	CLOEN	System Clock Output Enable 0 = System clock output Disabled. 1 = System clock output Enabled from CLO pin (P1.1).

6.2.2 Power Management

The N76S003 has several features that help user to control the power consumption of the device. The power reduced feature has two option modes: Idle mode and Power-down mode, to save the power consumption. For a stable current consumption, the state and mode of each pin should be taken care of. The minimum power consumption can be attained by giving the pin state just the same as the external pulls for example output 1 if pull-high is used or output 0 if pull-low. If the I/O pin is floating, user is recommended to leave it as quasi-bidirectional mode. If P2.0 is configured as a input-only pin, it should have an external pull-up or pull-low, or enable its internal pull-up by setting P20UP (P2S.7).

6.2.2.1 Idle Mode

Idle mode suspends CPU processing by holding the Program Counter. No program code are fetched and run in Idle mode. It forces the CPU state to be frozen. The Program Counter (PC), Stack Pointer (SP), Program Status Word (PSW), Accumulator (ACC), and the other registers hold their contents during Idle mode. The port pins hold the logical states they had at the time Idle was activated. Generally, it saves considerable power of typical half of the full operating power.

Since the clock provided for peripheral function logic circuit like timer or serial port still remain in Idle mode, the CPU can be released from the Idle mode with any of enabled interrupt sources. User can put the device into Idle mode by writing 1 to the bit IDL (PCON.0). The instruction that sets the IDL bit is the last instruction that will be executed before the device enters Idle mode.

The Idle mode can be terminated in two ways. First, as mentioned, any enabled interrupt will cause an exit. It will automatically clear the IDL bit, terminate Idle mode, and the interrupt service routine (ISR) will be executed. After using the RETI instruction to jump out of the ISR, execution of the program will be the one following the instruction, which put the CPU into Idle mode. The second way to terminate Idle mode is with any reset other than software reset. Remember that if Watchdog reset is used to exit Idle mode, the WIDPD (WDCON.4) needs to be set 1 to let WDT keep running in Idle mode.

6.2.2.2 Power-Down Mode

Power-down mode is the lowest power state that the N76S003 can enter. It remains the power consumption as A "Ma" level by stopping the system clock source. Both of CPU and peripheral functions like Timers or UART are frozen. Flash memory is put into its stop mode. All activity is completely stopped and the power consumption is reduced to the lowest possible value. The device can be put into Power-down mode by writing 1 to bit PD (PCON.1). The instruction that does this action will be the last instruction to be executed before the device enters Power-down mode. In the Power-down mode, RAM maintains its content. The port pins output the values held by their own state before Power-down

respectively.

There are several ways to exit the N76S003 from the Power-down mode. The first is with all resets except software reset. Brown-out reset will also wake up CPU from Power-down mode. Be sure that brown-out detection is enabled before the system enters Power-down. However, for least power consumption, it is recommended to enable low power BOD in Power-down mode. Of course the external pin reset and power-on reset will remove the Power-down status. After the external reset or power-on reset. The CPU is initialized and start executing program code from the beginning.

The second way to wake the N76S003 up from the Power-down mode is by an enabled external interrupt. The trigger on the external pin will asynchronously restart the system clock. After oscillator is stable, the device executes the interrupt service routine (ISR) for the corresponding external interrupt. After the ISR is completed, the program execution returns to the instruction after the one, which puts the device into Power-down mode and continues. Interrupts that allows to wake up CPU from Power-down mode includes external interrupt INT0 and INT1, pin interrupt, WDT interrupt, WKT interrupt, and brown-out interrupt.

PCON – Power Control

Regiser	Address	Reset Value
PCON	87H, all pages	POR, 0001_0000b Others,000U_0000b

7	6	5	4	3	2	1	0
SMOD	SMOD0	-	POF	GF1	GF0	PD	IDL
R/W	R/W	-	R/W	R/W	R/W	R/W	R/W

Bit	Name	Description
1	PD	Power-Down Mode Setting this bit puts CPU into Power-down mode. Under this mode, both CPU and peripheral clocks stop and Program Counter (PC) suspends. It provides the lowest power consumption. After CPU is woken up from Power-down, this bit will be automatically cleared via hardware and the program continue executing the interrupt service routine (ISR) of the very interrupt source that woke the system up before. After return from the ISR, the device continues execution at the instruction, which follows the instruction that put the system into Power-down mode. Note that If IDL bit and PD bit are set simultaneously, CPU will enter Power-down mode. Then it does not go to Idle mode after exiting Power-down.
0	IDL	Idle Mode Setting this bit puts CPU into Idle mode. Under this mode, the CPU clock stops and Program Counter (PC) suspends but all peripherals keep activated. After CPU is woken up from Idle, this bit will be automatically cleared via hardware and the program continue executing the ISR of the very interrupt source that woke the system up before. After return from the ISR, the device continues execution at the instruction which follows the instruction that put the system into Idle mode.

6.2.3 Reset System

To prevent incorrect execution during power up and power drop, The N76S003 provide three power monitor functions, power-on detection and brown-out detection.

The N76S003 has several options to place device in reset condition. It also offers the software flags to indicate the source, which causes a reset. In general, most SFR go to their Reset value irrespective of the reset condition, but there are several reset source indicating flags whose state depends on the source of reset. User can read back these flags to determine the cause of reset using software. There are five ways of putting the device into reset state. They are power-on reset, brown-out reset, external reset, WDT reset, and software reset.

The system reset can be issued by one of the events listed below. These reset event flags can be read from several register to determine the reset source. Hardware reset sources are from peripheral signals. Software reset can trigger reset through setting control registers.

- Hardware Reset Sources
 - Power-on Reset (POR)
 - Low level on the nRESET pin
 - Watchdog Time-out Reset (WDT Reset)
 - Low Voltage Reset (LVR)
 - Brown-out Detector Reset (BOD Reset)
- Software Reset Sources

- CHIP Reset will reset whole chip by writing 1 to SWRST (CHPCON)




Figure 6.2-2 Power on and Reset Timing

6.2.3.1 Power-On Reset and Low Voltage Reset

The N76S003 incorporates an internal power-on reset (POR) and a low voltage reset (LVR). During a power-on process of rising power supply voltage V_{DD} , the POR or LVR will hold the MCU in reset mode when V_{DD} is lower than the voltage reference thresholds. This design makes CPU not access program flash while the V_{DD} is not adequate performing the flash reading. If an undetermined operating code is read from the program flash and executed, this will put CPU and even the whole system in to an erroneous state. After a while, V_{DD} rises above the threshold where the system can work, the selected oscillator will start and then program code will execute from 0000H. At the same time, a power-on flag POF (PCON.4) will be set 1 to indicate a cold reset, a power-on process complete. Note that the contents of internal RAM will be undetermined after a power-on. It is recommended that user gives initial values for the RAM block.

The POF is recommended to be cleared to 0 via software to check if a cold reset or warm reset performed after the next reset occurs. If a cold reset caused by power off and on, POF will be set 1 again. If the reset is a warm reset caused by other reset sources, POF will remain 0. User may take a different course to check other reset flags and deal with the warm reset event. For detailed electrical characteristics.

PCON – Power Control

Regiser	Address	Reset Value
PCON	87H, all pages	POR, 0001_0000b Others,000U_0000b

7	6	5	4	3	2	1	0
SMOD	SMOD0	LPR	POF	GF1	GF0	PD	IDL
R/W	R/W	RW	R/W	R/W	R/W	R/W	R/W

Bit	Name	Description
4	POF	Power-on Reset Flag This bit will be set as 1 after a power-on reset. It indicates a cold reset, a power-on reset complete. This bit remains its value after any other resets. This flag is recommended to be cleared via software.

6.2.3.2 Brown-Out Detect and Reset

The brown-out detection circuit is used for monitoring the V_{DD} level during execution. When V_{DD} drops to the selected brown-out trigger level (V_{BOD}), the brown-out detection logic will reset the MCU if BORST (BODCON0.2) setting 1. After a brown-out reset, BORF (BODCON0.1) will be set as 1 via hardware. BORF will not be altered by any reset other than a power-on reset or brown-out reset itself. This bit can be set or cleared by software.

BODCON0 – Brown-out Detection Control 0

Regiser	Address	Reset Value
BODCON0	A3H, all pages,TA protected	POR,CCCC_XC0Xb BOD, UUUU_XU1Xb Others,UUUU_XUUXb

7	6	5	4	3	2	1	0
BODEN			BOV[2:0]	BOF	BORST	BORF	BOS
R/W			R/W	R/W	R/W	R/W	R

Bit	Name	Description
1	BORF	Brown-Out Reset Flag When the MCU is reset by brown-out event, this bit will be set via hardware. This flag is recommended to be cleared via software.

6.2.3.3 External Reset and Hard Fault Reset

The external reset pin nRESET is an input with a Schmitt trigger. An external reset is accomplished by holding the nRESET pin low for at least 24 system clock cycles to ensure detection of a valid hardware reset signal. The reset circuitry then synchronously applies the internal reset signal. Thus, the reset is a synchronous operation and requires the clock to be running to cause an external reset.

Once the device is in reset condition, it will remain as long as nRESET pin is low. After the nRESET high is removed, the MCU will exit the reset state and begin code executing from address 0000H. If an external reset applies while CPU is in Power-down mode, the way to trigger a hardware reset is slightly different. Since the Power-down mode stops system clock, the reset signal will asynchronously cause the system clock resuming. After the system clock is stable, MCU will enter the reset state.

There is a RSTPIN (AUXR0.6) flag, which indicates an external reset took place. After the external reset, this bit will be set as 1 via hardware. RSTPIN will not change after any reset other than a power-on reset or the external reset itself. This bit can be cleared via software.

Hard Fault reset will occur if CPU fetches instruction address over flash size, HardF (AUXR0.5) flag will be set via hardware. HardF will not change after any reset other than a power-on reset or the external reset itself. This bit can be cleared via software. If MCU run in OCD debug mode and OCDEN = 0, hard fault reset will be disabled. Only HardF flag be asserted.

AUXR1 – Auxiliary Register 1

Regiser	Address	Reset Value
AUXR1	A2H, all pages	POR 0000_0000b, Software 1U00_0000b nRESET pin U100_0000b Others UUU0_0000b

7	6	5	4	3	2	1	0
SWRF	RSTPINF	HardF	HardFlnt	GF2	-	0	DPS
R/W	R/W	R/W	R/W	R/W	-	R	R/W

Bit	Name	Description
6	RSTPINF	External Reset Flag When the MCU is reset by the external reset, this bit will be set via hardware. It is recommended that the flag be cleared via software.
5	HardF	Hard Fault Reset Flag Once CPU fetches instruction address over flash size while EHFI (EIE1.4)=0, MCU will reset and this bit will be set via hardware. It is recommended that the flag be cleared via software. Note: If MCU run in OCD debug mode and OCDEN = 0, Hard fault reset will disable. Only HardF flag be asserted.

6.2.3.4 Watchdog Timer Reset

The WDT is a free running timer with programmable time-out intervals and a dedicated internal clock source. User can clear the WDT at any time, causing it to restart the counter. When the selected time-out occurs but no software response taking place for a while, the WDT will reset the system directly and CPU will begin execution from 0000H.

Once a reset due to WDT occurs, the WDT reset flag WDTRF (WDCON.3) will be set. This bit keeps unchanged after any reset other than a power-on reset or WDT reset itself. User can clear WDTRF via software.

WDCON – Watchdog Timer Control

Regiser	Address	Reset Value
WDCON	AAH, all pages, TA protected	POR 0000_0111b WDT 0000_1UUUb Others 0000_UUUUb

7	6	5	4	3	2	1	0
WDTR	WDCLR	WDTF	WIDPD	WDTRF	WDPS[2:0]		
R/W	R/W	R/W	R/W	R/W		R/W	

Bit	Name	Description
3	WDTRF	WDT Reset Flag When the CPU is reset by WDT time-out event, this bit will be set via hardware. This flag is recommended to be cleared via software after reset.

6.2.3.5 Software Reset

The N76S003 provides a software reset, which allows the software to reset the whole system just similar to an external reset, initializing the MCU as it reset state. The software reset is quite useful in the end of an ISP progress. For example, if an ISP of Boot Code updating User Code finishes, a software reset can be asserted to re-boot CPU to execute new User Code immediately. Writing 1 to SWRST (CHPCON.7) will trigger a software reset. Note that this bit is writing TA protection. The instruction that sets the SWRST bit is the last instruction that will be executed before the device reset. See demo code below.

If a software reset occurs, SWRF (AUXR0.7) will be automatically set by hardware. User can check it as the reset source indicator. SWRF keeps unchanged after any reset other than a power-on reset or software reset itself. SWRF can be cleared via software.

CHPCON – Chip Control

Regiser	Address	Reset Value
CHPCON	9FH, all pages,TA protected	Software: 0000_00U0b Others 0000_00C0b

7	6	5	4	3	2	1	0
SWRST	IAPFF	-	-	-	-	BS	IAPEN
W	R/W	-	-	-	-	R/W	R/W

Bit	Name	Description
7	SWRST	Software Reset To set this bit as logic 1 will cause a software reset. It will automatically be cleared via hardware after reset is finished.

AUXR1 – Auxiliary Register 1

Regiser	Address	Reset Value
AUXR1	A2H, all pages	POR 0000_0000b, Software 1U00_0000b nRESET pin U100_0000b Others UUUU_0000b

7	6	5	4	3	2	1	0
SWRF	RSTPINF	HardF	-	GF2	UART0PX	0	DPS
R/W	R/W	R/W	-	R/W	R/W	R	R/W

Bit	Name	Description
7	SWRF	Software Reset Flag When the MCU is reset via software reset, this bit will be set via hardware. It is recommended that the flag be cleared via software.


6.2.3.6 Boot Select

Figure 6.2-3 Boot Selecting Diagram

The N76S003 provides user a flexible boot selection for variant application. The SFR bit BS in

CHPCON.1 determines MCU booting from APROM or LDROM after any source of reset. If reset occurs and BS is 0, MCU will reboot from address 0000H of APROM. Else, the CPU will reboot from address 0000H of LDROM. Note that BS is loaded from the inverted value of CBS bit in CONFIG0.7 after all resets except software reset.

Note: After the MCU is released from reset state, the hardware will always check the BS bit instead of the CBS bit to determine from which block that the device reboots.

CONFIG

7	6	5	4	3	2	1	0
CBS	-	OCDPWM	OCDEN	-	-	LOCK	-
R/W	-	R/W	R/W	-	-	R/W	-

Factory default value: 1111 1111b

Bit	Name	Description
7	CBS	CONFIG Boot Select This bit defines from which block that MCU re-boots after resets except software reset. 1 = MCU will re-boot from APROM after resets except software reset. 0 = MCU will re-boot from LDROM after resets except software reset.

CHPCON – Chip Control

Regiser	Address	Reset Value
CHPCON	9FH, all pages,TA protected	Software: 0000_00U0b Others 0000_00C0b

7	6	5	4	3	2	1	0
SWRST	IAPFF	-	-	-	-	BS ^[1]	IAPEN
W	R/W	-	-	-	-	R/W	R/W

Bit	Name	Description
1	BS	Boot Select This bit defines from which block that MCU re-boots after all resets. 0 = MCU will re-boot from APROM after all resets. 1 = MCU will re-boot from LDROM after all resets.
Note: BS is initialized by being loaded from the inverted value of CBS bit in CONFIG0.7 after resets except software reset. It keeps unchanged after software reset.		

6.2.3.7 Reset State

The reset state besides power-on reset does not affect the on-chip RAM. The data in the RAM will be preserved during the reset. After the power-on reset the RAM contents will be indeterminate.

After a reset, most of SFR go to their initial values except bits, which are affected by different reset events.. The Program Counter is forced to 0000H and held as long as the reset condition is applied. Note that the Stack Pointer is also reset to 07H and thus the stack contents may be effectively lost during the reset event even though the RAM contents are not altered.

After a reset, all peripherals and interrupts are disabled. The I/O port latches resumes FFH and I/O mode input-only.

6.2.4 Interrupt System

The purpose of the interrupt is to make the software deal with unscheduled or asynchronous events. The N76S003 has a four-priority-level interrupt structure with 30 interrupt sources. Each of the interrupt sources has an individual priority setting bits, interrupt vector and enable bit. In addition, the interrupts can be globally enabled or disabled. When an interrupt occurs, the CPU is expected to service the interrupt. This service is specified as an Interrupt Service Routine (ISR). The ISR resides at a predetermined address as shown in Table 6.2-1 Interrupt Vectors. When the interrupt occurs if enabled, the CPU will vector to the respective location depending on interrupt source, execute the code at this location, stay in an interrupt service state until the ISR is done. Once an ISR has begun, it can be interrupted only by a higher priority interrupt. The ISR should be terminated by a return from interrupt instruction RETI. This instruction will force the CPU return to the instruction that would have been next when the interrupt occurred.

Source	Vector Address	Vector Number	Source	Vector Address	Vector Number
Reset	0000H	-	SPI interrupt	004BH	9
External interrupt 0	0003H	0	WDT interrupt	0053H	10
Timer 0 overflow	000BH	1	ADC interrupt	005BH	11
External interrupt 1	0013H	2	Input capture interrupt	0063H	12

Timer 1 overflow	001BH	3	PWM interrupt	006BH	13
Serial port 0 interrupt	0023H	4	Fault Brake interrupt	0073H	14
Timer 2 event	002BH	5	Serial port 1 interrupt	007BH	15
I ² C status/timer-out interrupt	0033H	6	Timer 3 overflow	0083H	16
Pin interrupt	003BH	7	Self Wake-up Timer interrupt	008BH	17
Brown-out detection interrupt	0043H	8			

Table 6.2-1 Interrupt Vectors

6.2.4.1 Enabling Interrupts

Each of individual interrupt sources can be enabled or disabled through the use of an associated interrupt enable bit in the IE and EIE0 SFR. There is also a global enable bit EA bit (IE.7), which can be cleared to disable all the interrupts at once. It is set to enable all individually enabled interrupts. Setting the EA bit to logic 0 disables all interrupt sources regardless of the individual interrupt-enable settings. Note that interrupts which occur when the EA bit is set to logic 0 will be held in a pending state, and will not be serviced until the EA bit is set back to logic 1. All interrupt flags that generate interrupts can also be set via software. Thereby software initiated interrupts can be generated.

Note that every interrupts, if enabled, is generated by a setting as logic 1 of its interrupt flag no matter by hardware or software. User should take care of each interrupt flag in its own interrupt service routine (ISR). Most of interrupt flags should be cleared by writing it as logic 0 via software to avoid recursive interrupt requests.

6.2.4.2 Interrupt Priorities

There are four priority levels for all interrupts. They are level highest, high, low, and lowest; and they are represented by level 3, level 2, level 1, and level 0. The interrupt sources can be individually set to one of four priority levels by setting their own priority bits. Table 6.2-2 lists four priority setting. Naturally, a low level priority interrupt can itself be interrupted by a high level priority interrupt, but not by any same level interrupt or lower level. In addition, there exists a pre-defined natural priority among the interrupts themselves. The natural priority comes into play when the interrupt controller has to resolve simultaneous requests having the same priority level.

In case of multiple interrupts, the following rules apply:

1. While a low priority interrupt handler is running, if a high priority interrupt arrives, the handler will be interrupted and the high priority handler will run. When the high priority handler does “RETI”, the low priority handler will resume. When this handler does “RETI”, control is passed back to the main program.
2. If a high priority interrupt is running, it cannot be interrupted by any other source – even if it is a high priority interrupt which is higher in natural priority.
3. A low-priority interrupt handler will be invoked only if no other interrupt is already executing. Again, the low priority interrupt cannot preempt another low priority interrupt, even if the later one is higher in natural priority.
4. If two interrupts occur at the same time, the interrupt with higher priority will execute first. If both interrupts are of the same priority, the interrupt which is higher in natural priority will be executed first. This is the only context in which the natural priority matters.

This natural priority is defined as shown on Table 6.2-2 Interrupt Priority Level Setting

- . It also summarizes the interrupt sources, flag bits, vector addresses, enable bits, priority bits, natural priority and the permission to wake up the CPU from Power-down mode. For details of waking CPU up from Power-down mode, please see Section 6.2.2.2 “Power-Down Mode”

Interrupt Priority Control Bits		Interrupt Priority Level
IPH / EIPH / EIPH1	IP / EIP / EIP2	
0	0	Level 0 (lowest)
0	1	Level 1
1	0	Level 2
1	1	Level 3 (highest)

Table 6.2-2 Interrupt Priority Level Setting

Interrupt Source	Vector Address	Interrupt Flag(S)	Enable Bit	Natural Priority	Priority Control Bits	Power-Down Wake-Up
Reset	0000H	-	Always Enabled	Highest	-	Yes
External interrupt 0	0003H	IE0[1]	EX0	1	PX0, PX0H	Yes
Brown-out	0043H	BOF (BODCON0.3)	EBOD	2	PBOD, PBODH	Yes
Watchdog Timer	0053H	WDTF (WDCON.5)	EWDT	3	PWDT, PWDTH	Yes
Timer 0	000BH	TF0[2]	ET0	4	PT0, PT0H	No
I2C status/time-out	0033h	SI + I2TOF (I2TOC.0)	EI2C	5	PI2C, PI2CH	No
ADC	005Bh	ADCF	EADC	6	PADC, PADCH	No
External interrupt 1	0013H	IE1[1]	EX1	7	PX1, PX1H	Yes
Pin interrupt	003BH	PIF0 to PIF7 (PIF)[3]	EPI	8	PPI, PPIH	Yes
Timer 1	001BH	TF1[2]	ET1	9	PT1, PT1H	No
Serial port 0	0023H	RI + TI	ES	10	PS, PSH	No
Fault Brake event	0073h	FBF (FBD.7)	EFB	11	PFB, PFBH	No
SPI	004Bh	SPIF (SPSR.7) + MODF (SPSR.4) + SPIOVF (SPSR.5)	ESPI	12	PSPI, PSPIH	No
Timer 2	002BH	TF2[2]	ET2	13	PT2, PT2H	No
Input capture	0063H	CAPF[2:0] (CAPCON0[2:0])	ECAP	14	PCAP, PCAPH	No
PWM interrupt	006BH	PWMF	EPWM	15	PPWM, PPWMH	No
Serial port 1	007BH	RI_1 + TI_1	ES_1	16	PS_1, PSH_1	No
Timer 3	0083H	TF3[2] (T3CON.4)	ET3	17	PT3, PT3H	No
Self Wake-up Timer	008BH	WKTF (WKCON.4)	EWKT	18	PWKT, PWKTH	Yes

Note:

1. While the external interrupt pin is set as edge triggered ($ltx = 1$), its own flag lex will be automatically cleared if the interrupt service routine (ISR) is executed. While as level triggered ($ltx = 0$), lex follows the inverse of respective pin state. It is not controlled via software.
2. TF0, TF1, or TF3 is automatically cleared if the interrupt service routine (ISR) is executed. On the contrary, be aware that TF2 is not.
3. If level triggered is selected for pin interrupt channel n, PIFn flag reflects the respective channel state. It is not controlled via software.

Table 6.2-3 Characteristics of Each Interrupt Source

6.2.4.3 *Interrupt Service*

The interrupt flags are sampled every system clock cycle. In the same cycle, the sampled interrupts are polled and their priority is resolved. If certain conditions are met then the hardware will execute an internally generated LCALL instruction, which will vector the process to the appropriate interrupt vector address. The conditions for generating the LCALL are,

1. An interrupt of equal or higher priority is not currently being serviced.
2. The current polling cycle is the last cycle of the instruction currently being executed.
3. The current instruction does not involve a write to any enabling or priority setting bits and is not a RETI.

If any of these conditions are not met, then the LCALL will not be generated. The polling cycle is repeated every system clock cycle. If an interrupt flag is active in one cycle but not responded to for the above conditions are not met, if the flag is not still active when the blocking condition is removed, the denied interrupt will not be serviced. This means that the interrupt flag, which was once active but not serviced is not remembered. Every polling cycle is new.

The processor responds to a valid interrupt by executing an LCALL instruction to the appropriate service routine. This action may or may not clear the flag, which caused the interrupt according to different interrupt source. The hardware LCALL behaves exactly like the software LCALL instruction. This instruction saves the Program Counter contents onto the Stack RAM but does not save the Program Status Word (PSW). The PC is reloaded with the vector address of that interrupt, which caused the LCALL. Execution continues from the vectored address until an RETI instruction is executed. On execution of the RETI instruction, the processor pops the Stack and loads the PC with the contents at the top of the stack. User should take care that the status of the stack. The processor does not notice anything if the stack contents are modified and will proceed with execution from the address put back into PC. Note that a simple RET instruction would perform exactly the same process as a RETI instruction, but it would not inform the Interrupt controller that the interrupt service routine is completed. RET would leave the controller still thinking that the service routine is underway, making future interrupts impossible.

6.2.4.4 *Interrupt Latency*

The response time for each interrupt source depends on several factors, such as the nature of the interrupt and the instruction underway. Each interrupt flags are polled and priority decoded each system clock cycle. If a request is active and all three previous conditions are met, then the hardware generated LCALL is executed. This LCALL itself takes 4 clock cycles to be completed. Thus, there is a minimum reaction time of 5 clock cycles between the interrupt flag being set and the interrupt service routine being executed.

A longer response time should be anticipated if any of the three conditions are not met. If a higher or equal priority is being serviced, then the interrupt latency time obviously depends on the nature of the service routine currently being executed. If the polling cycle is not the last clock cycle of the instruction being executed, then an additional delay is introduced. The maximum response time (if no other interrupt is currently being serviced or the new interrupt is of greater priority) occurs if the device is performing a RETI, and then executes a longest 6-clock-cycle instruction as the next instruction. From the time an interrupt source is activated (not detected), the longest reaction time is 16 clock cycles. This period includes 5 clock cycles to complete RETI, 6 clock cycles to complete the longest instruction, 1 clock cycle to detect the interrupt, and 4 clock cycles to complete the hardware LCALL to the interrupt vector location.

Thus in a single-interrupt system the interrupt response time will always be more than 5 clock cycles and not more than 16 clock cycles.

6.3 Flash Memory Control

6.3.1 In-Application-Programming (IAP)

Unlike RAM's real-time operation, to update flash data often takes long time. Furthermore, it is a quite complex timing procedure to erase, program, or read flash data. The N76S003 carried out the flash operation with convenient mechanism to help user re-programming the flash content by In-Application-Programming (IAP). IAP is an in-circuit electrical erasure and programming method through software.

After IAP enabling by setting IAPEN (CHPCON.0 with TA protected) and setting the enable bit in IAPUEN that allows the target block to be updated, user can easily fill the 16-bit target address in IAPAH and IAPAL, data in IAPFD, and command in IAPCN. Then the IAP is ready to begin by setting a triggering bit IAPGO (IAPTRG.0). Note that IAPTRG is also TA protected. At this moment, the CPU holds the Program Counter and the built-in IAP automation takes over to control the internal charge-pump for high voltage and the detail signal timing. The erase and program time is internally controlled disregard of the operating voltage and frequency. **Nominally, a page-erase time is 2.3 ms and a byte-program time is 27 μ s.** After IAP action completed, the Program Counter continues to run the following instructions. The IAPGO bit will be automatically cleared. An IAP failure flag, IAPFF (CHPCON.6), can be checked whether the previous IAP operation was successful or not. Through this progress, user can easily erase, program, and verify the Flash Memory by just taking care of pure software.

6.3.1.1 IAP Commands

The N76S003 provides a wide range of applications to perform IAP to APROM, LDROM, or CONFIG bytes. The IAP action mode and the destination of the flash block are defined by IAP control register IAPCN.

IAP Mode	IAPCN				IAPA[15:0] {IAPAH, IAPAL}	IAPFD[7:0]
	IAPB [1:0]	FOEN	FCEN	FCTRL [3:0]		
Company ID read	XX ^[1]	0	0	1011	X	DAH
Device ID read	XX	0	0	1100	Low-byte DID: 0000H High-byte DID: 0001H	Low-byte DID High-byte DID
96-bit Unique Code read	XX	0	0	0100	0000H to 000BH	Data out
APROM page-erase	00	1	0	0010	Address in ^[2]	FFH
LDROM page-erase	01	1	0	0010	Address in ^[2]	FFH
APROM byte-program	00	1	0	0001	Address in	Data in
LDROM byte-program	01	1	0	0001	Address in	Data in
APROM byte-read	00	0	0	0000	Address in	Data out
LDROM byte-read	01	0	0	0000	Address in	Data out
SPROM page-erase	10	1	0	0010	0180H	FFH
SPROM byte-program	10	1	0	0001	0180H~01FFH	Data in
SPROM byte-read	10	0	0	0000	0180H~01FFH	Data out
All CONFIG bytes erase	11	1	0	0010	0000H	FFH
CONFIG byte-program	11	1	0	0001	CONFIG0: 0000H CONFIG1: 0001H CONFIG2: 0002H CONFIG4: 0004H CONFIG6: 0005H	Data in
CONFIG byte-read	11	0	0	0000	CONFIG0: 0000H CONFIG1: 0001H CONFIG2: 0002H CONFIG4: 0004H CONFIG6: 0005H	Data out

IAP Mode	IAPCN				IAPA[15:0] (IAPAH, IAPAL)	IAPFD[7:0]		
	IAPB [1:0]	FOEN	FCEN	FCTRL [3:0]				
Note:								
1. "X" means "don't care". 2. Each page is 128 bytes size. Therefore, the address should be the address pointed to the target page								

Table 6.3-1 IAP Modes and Command Codes

6.3.1.2 Control register

The following registers are related to IAP processing.

CONFIG2

7	6	5	4	3	2	1	0
CBODEN	CBOV[2:0]			BOIAP	CBORST	-	-
R/W	R/W		R/W	R/W	R/W	-	-

Factory default value: 1111 1111b

Bit	Name	Description
3	BOIAP	Brown-Out Inhibiting IAP This bit decide whether IAP erasing or programming is inhibited by brown-out status. This bit is valid only when brown-out detection is enabled. 1 = IAP erasing or programming is inhibited if V_{DD} is lower than V_{BOD} . 0 = IAP erasing or programming is allowed under any workable V_{DD} .

CHPCON – Chip Control

Regiser	Address	Reset Value
CHPCON	9FH, all pages,TA protected	Software: 0000_00U0b Others 0000_00C0b

7	6	5	4	3	2	1	0
SWRST	IAPFF	-	-	-	-	BS	IAPEN
W	R/W	-	-	-	-	R/W	R/W

Bit	Name	Description
6	IAPFF	IAP Fault Flag The hardware will set this bit after IAPGO (IAPTRG.0) is set if any of the following condition is met: (1) The accessing address is oversize. (2) IAPCN command is invalid. (3) IAP erases or programs updating un-enabled block. (4) IAP erasing or programming operates under V_{BOD} while BOIAP (CONFIG2.5) remains un-programmed 1 with BODEN (BODCON.0.7) as 1 and BORST (BODCON.0.2) as 0. This bit should be cleared via software.

Bit	Name	Description
0	IAPEN	<p>IAP Enable 0 = IAP function Disabled. 1 = IAP function Enabled.</p> <p>Once enabling IAP function, the HIRC will be turned on for timing control. To clear IAPEN should always be the last instruction after IAP operation to stop internal oscillator if reducing power consumption is concerned.</p>

IAPUEN – IAP Updating Enable

Regiser	Address	Reset Value
IAPUEN	A5H, all pages,TA protected	0000_0000b

7	6	5	4	3	2	1	0
-	-	-	SPMEN	SPUEN	CFUEN	LDUEN	APUEN
-	-	-	R/W	R/W	R/W	R/W	R/W

Bit	Name	Description
7:5	-	Reserved
4	SPMEN	<p>SPROM Memory Space Mapping Enable 0 = CPU memory address 0xff80~0xffff is mapping to APROM memory. 1 = CPU memory address 0xff80~0xffff is mapping to SPROM memory.</p>
3	SPUEN	<p>SPROM Memory Space Updated Enable(TA Protected) 0 = Inhibit erasing or programming SPROM bytes by IAP. 1 = Allow erasing or programming SPROM bytes by IAP.</p>
2	CFUEN	<p>CONFIG Bytes Updated Enable(TA Protected) 0 = Inhibit erasing or programming CONFIG bytes by IAP. 1 = Allow erasing or programming CONFIG bytes by IAP.</p>
1	LDUEN	<p>LDROM Updated Enable(TA Protected) 0 = Inhibit erasing or programming LDROM by IAP. 1 = Allow erasing or programming LDROM by IAP.</p>
0	APUEN	<p>APROM Updated Enable(TA Protected) 0 = Inhibit erasing or programming APROM by IAP. 1 = Allow erasing or programming APROM by IAP.</p>

IAPCN – IAP Control

Regiser	Address	Reset Value
IAPCN	AFH, all pages	0011_0000b

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-

IAPB[1:0]	FOEN	FCEN	FCTRL[3:0]
R/W	R/W	R/W	R/W

Bit	Name	Description
7:6	IAPB[1:0]	IAP control This byte is used for IAP command. For details, see Table 6.3-1 IAP Modes and Command Codes.
5	FOEN	
4	FCEN	
3:0	FCTRL[3:0]	

IAPAH – IAP Address High Byte

Regiser	Address	Reset Value
IAPAH	A7H, all pages	0000_0000b

7	6	5	4	3	2	1	0
IAPA[15:8]							
R/W							

Bit	Name	Description
7:0	IAPA[15:8]	IAP Address High Byte IAPAH contains address IAPA[15:8] for IAP operations.

IAPAL – IAP Address Low Byte

Regiser	Address	Reset Value
IAPAL	A6H, all pages	0000_0000b

7	6	5	4	3	2	1	0
IAPA[7:0]							
R/W							

Bit	Name	Description
7:0	IAPA[7:0]	IAP Address Low Byte IAPAL contains address IAPA[7:0] for IAP operations.

IAPFD – IAP Flash Data

Regiser	Address	Reset Value
IAPFD	AEH, all pages	0000_0000b

7	6	5	4	3	2	1	0
IAPFD[7:0]							
R/W							

Bit	Name	Description
7:0	IAPFD[7:0]	IAP Flash Data This byte contains flash data, which is read from or is going to be written to the Flash Memory. User should write data into IAPFD for program mode before triggering IAP processing and read data from IAPFD for read/verify mode after IAP processing is finished.

IAPTRG – IAP Trigger

Regiser	Address	Reset Value
IAPTRG	A4H, all pages,TA protected	0000_0000b

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	IAPGO
-	-	-	-	-	-	-	W

Bit	Name	Description
7:1	-	Reserved
0	IAPGO	IAP Go IAP begins by setting this bit as logic 1. After this instruction, the CPU holds the Program Counter (PC) and the IAP hardware automation takes over to control the progress. After IAP action completed, the Program Counter continues to run the following instruction. The IAPGO bit will be automatically cleared and always read as logic 0. Before triggering an IAP action, interrupts (if enabled) should be temporary disabled for hardware limitation. The program process should follows below. CLR EA MOV TA,#0AAH MOV TA,#55H ORL IAPTRG,#01H (SETB EA)

6.3.1.3 IAP User Guide

IAP facilitates the updating flash contents in a convenient way; however, user should follow some restricted laws in order that the IAP operates correctly. Without noticing warnings will possible cause undetermined results even serious damages of devices. Furthermore, this paragraph will also support useful suggestions during IAP procedures.

(1) If no more IAP operation is needed, user should clear IAPEN (CHPCON.0). It will make the system void to trigger IAP unaware. Furthermore, IAP requires the HIRC running. If the external clock source is selected, disabling IAP will stop the HIRC for saving power consumption. Note that a write to IAPEN is TA protected.

(2) When the LOCK bit (CONFIG0.1) is activated, IAP reading, writing, or erasing can still be valid.

During IAP progress, interrupts (if enabled) should be disabled temporarily by clearing EA bit for implement limitation.

Do not attempt to erase or program to a page that the code is currently executing. This will cause unpredictable program behavior and may corrupt program data.

6.3.1.4 Using Flash Memory as Data Storage

In general application, there is a need of data storage, which is non-volatile so that it remains its content even after the power is off. Therefore, in general application user can read back or update the data, which rules as parameters or constants for system control. The Flash Memory array of the N76S003 supports IAP function and any byte in the Flash Memory array may be read using the MOVC instruction and thus is suitable for use as non-volatile data storage. IAP provides erase and program function that makes it easy for one or more bytes within a page to be erased and programmed in a routine. IAP performs in the application under the control of the microcontroller's firmware. Be aware of Flash Memory writing endurance of 100,000 cycles. A demo is illustrated as follows.

Assembly demo code:

```
;*****
; This code illustrates how to use IAP to make APROM 201h as a byte of
; Data Flash when user code is executed in APROM.
;*****
PAGE_ERASE_AP      EQU      00100010b
BYTE_PROGRAM_AP    EQU      00100001b

ORG 0000h

MOV TA,#0Aah          ;CHPCON is TA protected
MOV TA,#55h
ORL CHPCON,#00000001b ;IAPEN = 1, enable IAP mode

MOV TA,#0Aah          ;IAPUEN is TA protected
MOV TA,#55h
ORL IAPUEN,#00000001b ;APUEN = 1, enable APROM update

MOV IAPCN,#PAGE_ERASE_AP ;Erase page 200h~27Fh
MOV IAPAH,#02h
MOV IAPAL,#00h
MOV IAPFD,#0FFh
MOV TA,#0Aah          ;IAPTRG is TA protected
MOV TA,#55h
ORL IAPTRG,#00000001b ;write '1' to IAPGO to trigger IAP process
MOV IAPCN,#BYTE_PROGRAM_AP ;Program 201h with 55h
MOV IAPAH,#02h
MOV IAPAL,#01h
MOV IAPFD,#55h
MOV TA,#0Aah
MOV TA,#55h
ORL IAPTRG,#00000001b

MOV TA,#0Aah
MOV TA,#55h
ANL IAPUEN,#11111110b ;APUEN = 0, disable APROM update

MOV TA,#0Aah
MOV TA,#55h
ANL CHPCON,#11111110b ;IAPEN = 0, disable IAP mode
```

```
MOV DPTR, #201h
CLR A
MOVC A, @A+DPTR      ;Read content of address 201h
MOV P0,A

SJMP $
```

C language demo code:

```
/* ****
 * // This code illustrates how to use IAP to make APROM 201h as a byte of
 * // Data Flash when user code is executed in APROM.
 * ****
 *
#define PAGE_ERASE_AP    0x22
#define BYTE_PROGRAM_AP   0x21

/*Data Flash, as part of APROM, is read by MOVC. Data Flash can be defined as
128-element array in "code" area from absolute address 0x0200          */

volatile unsigned char code Data_Flash[128] _at_ 0x0200;

Main (void)
{
    TA = 0Xaa;           //CHPCON is TA protected
    TA = 0x55;
    CHPCON |= 0x01;       //IAPEN = 1, enable IAP mode

    TA = 0Xaa;           //IAPUEN is TA protected
    TA = 0x55;
    IAPUEN |= 0x01;       //APUEN = 1, enable APROM update

    IAPCN = PAGE_ERASE_AP;    //Erase page 200h~27Fh
    IAPAH = 0x02;
    IAPAL = 0x00;
    IAPFD = 0Xff;
    TA = 0Xaa;           //IAPTRG is TA protected
    TA = 0x55;
    IAPTRG |= 0x01;       //write '1' to IAPGO to trigger IAP process

    IAPCN = BYTE_PROGRAM_AP; // Program 201h with 55h
    IAPAH = 0x02;
    IAPAL = 0x01;
    IAPFD = 0x55;
    TA = 0Xaa;
    TA = 0x55;
    IAPTRG |= 0x01;       //write '1' to IAPGO to trigger IAP process

    TA = 0Xaa;           //IAPUEN is TA protected
    TA = 0x55;
    IAPUEN &= ~0x01;       //APUEN = 0, disable APROM update

    TA = 0Xaa;           //CHPCON is TA protected
    TA = 0x55;
    CHPCON &= ~0x01;       //IAPEN = 0, disable IAP mode

    P0 = Data_Flash[1];    //Read content of address 200h+1
```

```
    while(1);  
}
```

6.3.1.5 In-System-Programming (ISP)

The Flash Memory supports both hardware programming and In-Application-Programming (IAP). If the product is just under development or the end product needs firmware updating in the hand of an end user, the hardware programming mode will make repeated programming difficult and inconvenient. In-System-Programming (ISP) makes it easy and possible. ISP performs Flash Memory updating without removing the microcontroller from the system. It allows a device to be re-programmed under software control. Furthermore, the capability to update the application firmware makes wide range of applications possible.

User can develop a custom Boot Code that resides in LDROM. The maximum size of LDROM is 4K Byte. User developed Boot Code can be re-programmed by parallel writer or In-Circuit-Programming (ICP) tool.

General speaking, an ISP is carried out by a communication between PC and MCU. PC transfers the new User Code to MCU through serial port. Then Boot Code receives it and reprograms into User Code through IAP commands. Nuvoton provides ISP firmware and PC application for N76S003. It makes user quite easy perform ISP through UART port. Please visit Nuvoton 8-bit Microcontroller website: [Nuvoton 80C51 Microcontroller Technical Support](#). A simple ISP demo code is given below.

Assembly demo code:

```
;*****  
; This code illustrates how to do APROM and CONFIG IAP from LDROM.  
; APROM are re-programmed by the code to output P1 as 55h and P2 as aah.  
; The CONFIG2 is also updated to disable BOD reset.  
; User needs to configure CONFIG0 = 0x7F, CONFIG1 = 0Xfe, CONFIG2 = 0xff.  
;*****  
PAGE_ERASE_AP EQU 00100010b  
BYTE_PROGRAM_AP EQU 00100001b  
BYTE_READ_AP EQU 00000000b  
ALL_ERASE_CONFIG EQU 111000010b  
BYTE_PROGRAM_CONFIG EQU 111000001b  
BYTE_READ_CONFIG EQU 11000000b  
  
ORG 0000h  
  
CLR EA ;disable all interrupts  
CALL Enable_IAP  
  
CALL Enable_AP_Update  
CALL Erase_AP ;erase AP data  
CALL Program_AP ;programming AP data  
CALL Disable_AP_Update  
CALL Program_AP_Verify ;verify Programmed AP data  
  
CALL Read_CONFIG ;read back CONFIG2  
CALL Enable_CONFIG_Update  
CALL Erase_CONFIG ;erase CONFIG bytes  
CALL Program_CONFIG ;programming CONFIG2 with new data  
CALL Disable_CONFIG_Update  
CALL Program_CONFIG_Verify ;verify Programmed CONFIG2  
  
CALL Disable_IAP  
MOV TA,#0Aah ;TA protection  
MOV TA,#55h ;
```

```
ANL CHPCON,#11111101b ;BS = 0, reset to APROM
MOV TA,#0Aah
MOV TA,#55h
ORL CHPCON,#80h ;software reset and reboot from APROM

SJMP $

;*****
;     IAP Subroutine
;*****
Enable_IAP:
MOV TA,#0Aah ;CHPCON is TA protected
MOV TA,#55h
ORL CHPCON,#00000001b ;IAPEN = 1, enable IAP mode
RET

Disable_IAP:
MOV TA,#0Aah
MOV TA,#55h
ANL CHPCON,#11111110b ;IAPEN = 0, disable IAP mode
RET

Enable_AP_Update:
MOV TA,#0Aah ;IAPUEN is TA protected
MOV TA,#55h
ORL IAPUEN,#00000001b ;APUEN = 1, enable APROM update
RET

Disable_AP_Update:
MOV TA,#0Aah
MOV TA,#55h
ANL IAPUEN,#11111110b ;APUEN = 0, disable APROM update
RET

Enable_CONFIG_Update:
MOV TA,#0Aah
MOV TA,#55h
ORL IAPUEN,#00000100b ;CFUEN = 1, enable CONFIG update
RET

Disable_CONFIG_Update:
MOV TA,#0Aah
MOV TA,#55h
ANL IAPUEN,#11111011b ;CFUEN = 0, disable CONFIG update
RET

Trigger_IAP:
MOV TA,#0Aah ;IAPTRG is TA protected
MOV TA,#55h
ORL IAPTRG,#00000001b ;write '1' to IAPGO to trigger IAP process
RET

;*****
;     IAP APROM Function
;*****
Erase_AP:
MOV IAPCN,#PAGE_ERASE_AP
MOV IAPFD,#0FFh
```

```
MOV R0,#00h
Erase_AP_Loop:
    MOV IAPAH,R0
    MOV IAPAL,#00h
    CALL Trigger_IAP
    MOV IAPAL,#80h
    CALL Trigger_IAP
    INC R0
    CJNE R0,#44h,Erase_AP_Loop
    RET

Program_AP:
    MOV IAPCN,#BYTE_PROGRAM_AP
    MOV IAPAH,#00h
    MOV IAPAL,#00h
    MOV DPTR,#AP_code
Program_AP_Loop:
    CLR A
    MOVC A,@A+DPTR
    MOV IAPFD,A
    CALL Trigger_IAP
    INC DPTR
    INC IAPAL
    MOV A,IAPAL
    CJNE A,#14,Program_AP_Loop
    RET

Program_AP_Verify:
    MOV IAPCN,#BYTE_READ_AP
    MOV IAPAH,#00h
    MOV IAPAL,#00h
    MOV DPTR,#AP_code
Program_AP_Verify_Loop:
    CALL Trigger_IAP
    CLR A
    MOVC A,@A+DPTR
    MOV B,A
    MOV A,IAPFD
    CJNE A,B,Program_AP_Verify_Error
    INC DPTR
    INC IAPAL
    MOV A,IAPAL
    CJNE A,#14,Program_AP_Verify_Loop
    RET

Program_AP_Verify_Error:
    CALL Disable_IAP
    MOV P0,#00h
    SJMP $

;*****IAP CONFIG Function*****
;*****Erase_CONFIG:*****
MOV IAPCN,#ALL_ERASE_CONFIG
MOV IAPAH,#00h
MOV IAPAL,#00h
MOV IAPFD,#0FFh
```

```

CALL Trigger_IAP
RET

Read_CONFIG:
MOV IAPCN, #BYTE_READ_CONFIG
MOV IAPAH, #00h
MOV IAPAL, #02h
CALL Trigger_IAP
MOV R7, IAPFD
RET

Program_CONFIG:
MOV IAPCN, #BYTE_PROGRAM_CONFIG
MOV IAPAH, #00h
MOV IAPAL, #02h
MOV A, R7
ANL A, #11111011b
MOV IAPFD, A           ; disable BOD reset
MOV R6, A              ; temp data
CALL Trigger_IAP
RET

Program_CONFIG_Verify:
MOV IAPCN, #BYTE_READ_CONFIG
MOV IAPAH, #00h
MOV IAPAL, #02h
CALL Trigger_IAP
MOV B, R6
MOV A, IAPFD
CJNE A, B, Program_CONFIG_Verify_Error
RET

Program_CONFIG_Verify_Error:
CALL Disable_IAP
MOV P0, #00h
SJMP $

;*****
; APROM code
;*****
AP_code:
DB 75h, 0B1h, 00h      ;OPCODEs of "MOV    P0M1, #0"
DB 75h, 0Ach, 00h      ;OPCODEs of "MOV    P3M1, #0"
DB 75h, 90h, 55h       ;OPCODEs of "MOV    P1, #55h"
DB 75h, 0A0h, 0Aah     ;OPCODEs of "MOV    P2, #0Aah"
DB 80h, 0Feh           ;OPCODEs of "SJMP   $"

END

```

6.3.2 In-Circuit-Programming (ICP)

The Flash Memory can be programmed by “In-Circuit-Programming” (ICP). If the product is just under development or the end product needs firmware updating in the hand of an end customer, the hardware programming mode will make repeated programming difficult and inconvenient. ICP method makes it easy and possible without removing the microcontroller from the system. ICP mode also allows customers to manufacture circuit boards with un-programmed devices. Programming can be done after the assembly process allowing the device to be programmed with the most recent firmware or a customized firmware.

There are three signal pins, nRESET, ICPDA, and ICPCK, involved in ICP function. nRESET is used to enter or exit ICP mode. ICPDA is the data input and output pin. ICPCK is the clock input pin, which synchronizes the data shifted in to or out from MCU under programming. User should leave these three pins plus VDD and GND pins on the circuit board to make ICP possible.

Nuvoton provides ICP tool for N76S003, which enables user to easily perform ICP through Nuvoton ICP programmer. The ICP programmer developed by Nuvoton has been optimized according to the electric characteristics of MCU. It also satisfies the stability and efficiency during production progress. For more details, please visit Nuvoton 8-bit Microcontroller website: [Nuvoton 80C51 Microcontroller Technical Support](#).

6.3.3 On-Chip-Debugger (OCD)

The N76S003 is embedded in an on-chip-debugger (OCD) providing developers with a low cost method for debugging user code, which is available on each package. The OCD gives debug capability of complete program flow control with eight hardware address breakpoints, single step, free running, and non-intrusive commands for memory access. The OCD system does not occupy any locations in the memory map and does not share any on-chip peripherals.

When the OCDEN (CONFIG0.4) is programmed as 0 and LOCK (CONFIG0.1) remains un-programmed as 1, the OCD is activated. The OCD cannot operate if chip is locked. The OCD system uses a two-wire serial interface, OCDDA and OCDCK, to establish communication between the target device and the controlling debugger host. OCDDA is an input/output pin for debug data transfer and OCDCK is an input pin for synchronization with OCDDA data. The nRESET pin is also necessary for OCD mode entry and exit. The N76S003 supports OCD with Flash Memory control path by ICP writer mode, which shares the same three pins of OCD interface.

The N76S003 uses OCDDA, OCDCK, and nRESET pins to interface with the OCD system. When designing a system where OCD will be used, the following restrictions must be considered for correct operation:

1. nRESET cannot be connected directly to V_{DD} and any external capacitors connected must be removed.
2. All external reset sources must be disconnected.
3. Any external component connected on OCDDA and OCDCK must be isolated.

6.3.3.1 *Limitation of OCD*

The N76S003 is a fully-featured microcontroller that multiplexes several functions on its limited I/O pins. Some device functionality must be sacrificed to provide resources for OCD system. The OCD has the following limitations:

1. The nRESET pin to be used for OCD mode selection.
2. The OCDDA pin is physically located on the same pin P5.0. Therefore, neither its I/O function nor shared multi-functions can be emulated.
3. The OCDCK pin is physically located on the same pin as P5.1. Therefore, neither its I/O function nor shared multi-functions can be emulated.
4. When the system is in Idle or Power-down mode, it is invalid to perform any accesses because parts of the device may not be clocked. A read access could return garbage or a write access might not succeed.
5. HIRC cannot be turned off because OCD uses this clock to monitor its internal status. The instruction that turns off HIRC affects nothing if executing under debug mode. When CPU enters its Power-down mode under debug mode, HIRC keeps turning on.

The N76S003 OCD system has another limitation that non-intrusive commands cannot be executed at any time while the user's program is running. Non-intrusive commands allow a user to read or write MCU memory locations or access status and control registers with the debug controller. A reading or

writing memory or control register space is allowed only when MCU is under halt condition after a matching of the hardware address breakpoint or a single step running.

CONFIG0

7	6	5	4	3	2	1	0
CBS	-	OCDPWM	OCDEN	-	-	LOCK	-
R/W	-	R/W	R/W	-	-	R/W	-

Factory default value: 1111 1111b

Bit	Name	Description
5	OCDPWM	PWM Output State Under OCD Halt This bit decides the output state of PWM when OCD halts CPU. 1 = Tri-state pins those are used as PWM outputs. 0 = PWM continues.
4	OCDEN	OCD Enable 1 = OCD Disabled. 0 = OCD Enabled. Note: If MCU run in OCD debug mode and OCDEN = 0, hard fault reset will disable. Only HardF flag be asserted.

6.3.4 96-Bit Unique Code (UCID)

Before shipping out, each N76S003 chip was factory pre-programmed with a 96-bit width serial number, which is guaranteed to be unique. The serial number is called Unique Code. The user can read the Unique Code only by IAP command. Please see Chapter 6.3.1.1IAP Commands

IAP Mode	IAPCN				IAPA[15:0] (IAPAH, IAPAL)	IAPFD[7:0]
	IAPB [1:0]	FOEN	FCEN	FCTRL [3:0]		
96-bit Unique Code read	XX	0	0	0100	0000H to 000BH	Data out
Note: 1. "X" means "don't care". 2. Each page is 128 bytes size. Therefore, the address should be the address pointed to the target page						

6.4 General Purpose IO (GPIO)

6.4.1 GPIO Mode

The N76S003 has a maximum of 43 general purpose I/O pins which 40 bit-addressable general I/O pins grouped as 5 ports, P0 to P4, and 7 general I/O pins grouped as P5. Each port has its port control register (Px register). The writing and reading of a port control register have different meanings. A write to port control register sets the port output latch logic value, whereas a read gets the port pin logic state. These four modes are quasi-bidirectional (standard 8051 port structure), push-pull, input-only, and open-drain modes. Each port spends two special function registers PxM1 and PxM2 to select the I/O mode of port Px. The list below illustrates how to select the I/O mode of Px.n. Note that the default configuration of is input-only (high-impedance) after any reset.

PnM1.X ^[1]	PnM2.X ^[1]	I/O Type
0	0	Quasi-bidirectional
0	1	Push-pull
1	0	Input-only (high-impedance)
1	1	Open-drain

NOTE1: N = 0~5, x = 0~7

Table 6.4-1 Configuration for Different I/O Modes

All I/O pins can be selected as TTL level inputs or Schmitt triggered inputs by selecting corresponding bit in PxS register. Schmitt triggered input has better glitch suppression capability. All I/O pins also have bit-controllable, slew rate select ability via software. The control registers are PxSR. By default, the slew rate is slow. If user would like to increase the I/O output speed, setting the corresponding bit in PxSR, the slew rate is selected in a faster level.

For example:

```
P0M1 |= 0x40;
P0M2 &= 0xBF; //Set P0.6 as input only mode
```

6.4.1.1 Quasi-Bidirectional Mode

The quasi-bidirectional mode, as the standard 8051 I/O structure, can rule as both input and output. When the port outputs a logic high, it is weakly driven, allowing an external device to pull the pin low. When the pin is pulled low, it is driven strongly and able to sink a large current. In the quasi-bidirectional I/O structure, there are two pull-high transistors. Each of them serves different purposes. One of these pull-highs, called the “very weak” pull-high, is turned on whenever the port latch contains logic 1. The “very weak” pull-high sources a very small current that will pull the pin high if it is left floating.

The second pull-high is the “strong” pull-high. This pull-high is used to speed up 0-to-1 transitions on a quasi-bidirectional port pin when the port latch changes from logic 0 to logic 1. When this occurs, the strong pull-high turns on for two-CPU-clock time to pull the port pin high quickly. Then it turns off “very weak” pull-highs continue remaining the port pin high. The quasi-bidirectional port structure is shown below.




Figure 6.4-1 Quasi-Bidirectional Mode Structure

6.4.1.2 Push-Pull Mode

The push-pull mode has the same pull-low structure as the quasi-bidirectional mode, but provides a continuous strong pull-high when the port latch is written by logic 1. The push-pull mode is generally used as output pin when more source current is needed for an output driving.




Figure 6.4-2 Push-Pull Mode Structure

6.4.1.3 Input-Only Mode

Input-only mode provides true high-impedance input path. Although a quasi-bidirectional mode I/O can also be an input pin, but it requires relative strong input source. Input-only mode also benefits to power consumption reduction for logic 0 input always consumes current from V_{DD} if in quasi-bidirectional mode. User needs to take care that an input-only mode pin should be given with a determined voltage level by external devices or resistors. A floating pin will induce leakage current especially in Power-down mode.




Figure 6.4-3 Input-Only Mode Structure

6.4.1.4 Open-Drain Mode

The open-drain mode turns off all pull-high transistors and only drives the pull-low of the port pin when the port latch is given by logic 0. If the port latch is logic 1, it behaves as if in input-only mode. To be used as an output pin generally as I²C lines, an open-drain pin should add an external pull-high, typically a resistor tied to V_{DD}. User needs to take care that an open-drain pin with its port latch as logic 1 should be given with a determined voltage level by external devices or resistors. A floating pin will induce leakage current especially in Power-down mode.




Figure 6.4-4 Open-Drain Mode Structure

6.4.2 Register Description

The N76S003 has a lot of I/O control registers to provide flexibility in all kinds of applications. The SFR related with I/O ports can be categorized into four groups: input and output control, output mode control, input type and sink current control, and output slew rate control. All of SFR are listed as follows.

6.4.2.1 Input and Output Data Control

These registers are I/O input and output data buffers. Reading gets the I/O input data. Writing forces the data output. All of these registers are bit-addressable.

Pn – Port n (Bit-addressable)

Regiser	Address	Reset Value
P0	80H, all pages, bit addressable	1111_1111 b
P1	90H, all pages, bit addressable	1111_1111 b
P2	A0H, all pages, bit addressable	0000_0001 b
P3	B0H, all pages, bit addressable	0000_0001 b

7	6	5	4	3	2	1	0
Pn.7	Pn.6	Pn.5	Pn.4	Pn.3	Pn.2	Pn.1	Pn.0
R/W							

P0 / P1

Bit	Name	Description
7:0	P0[7:0]	Port 0 Port 0 is an maximum 8-bit general purpose I/O port.

P2

Bit	Name	Description
0	P2.0	Port 2 Bit 0 P2.0 is an input-only pin when RPD (CONFIG0.2) is programmed as 0. When leaving RPD unprogrammed, P2.0 is always read as 0.

P3

Bit	Name	Description
0	P3.0	<p>Port 3 Bit 0</p> <p>P3.0 is available only when the internal oscillator is used as the system clock. At this moment, P3.0 functions as a general purpose I/O.</p> <p>If the system clock is not selected as the internal oscillator, P3.0 pin functions as OSCIN. A write to P3.0 is invalid and P3.0 is always read as 0.</p>

6.4.2.2 GPIO Mode Control

These registers control GPIO mode, which is configurable among four modes: input-only, quasi-bidirectional, push-pull, or open-drain. Each pin can be configured individually.

As default after reset all GPIO setting as input only mode.

PnM1.X	PnM2.X	I/O Type
0	0	Quasi-bidirectional
0	1	Push-pull
1	0	Input-only (high-impedance)
1	1	Open-drain

PnM1 – Port Mode Select 1

Register	SFR Address	Reset Value
P0M1	B1H, Page 1	1111_1111 b
P1M1	B3H, Page 1	1111_1111 b
P3M1	C2H, Page 1	0000_0001 b

PnM2 – Port Mode Select 2

Register	SFR Address	Reset Value
P0M2	B2H, Page 1	0000_0000 b
P1M2	B4H, Page 1	0000_0000 b
P3M2	C3H, Page 1	0000_0000 b

PnM1 – Port n Mode Select 1

7	6	5	4	3	2	1	0
PnM1.7	PnM1.6	PnM1.5	PnM1.4	PnM1.3	PnM1.2	PnM1.1	PnM1.0
R/W							

PnM2 – Port n Mode Select 2

7	6	5	4	3	2	1	0
PnM2.7	PnM2.6	PnM2.5	PnM2.4	PnM2.3	PnM2.2	PnM2.1	PnM2.0
R/W							

Bit	Name	Description
7:0	PnMn[7:0]	Port 0 mode select

6.4.2.3 Input Type Select

Each I/O pin can be configured individually as TTL input or Schmitt triggered input. Note that all of PxS registers are accessible by switching SFR page to Page 1.

PnS – Port n Schmitt Triggered Input

Register	SFR Address	Reset Value
P0S	B1H, Page 1	0000_0000 b
P1S	83H, Page 1	0000_0000 b
P3S	ACH, Page 1	0000_0000 b

7	6	5	4	3	2	1	0
PnS.7	PnS.6	PnS.5	PnS.4	PnS.3	PnS.2	PnS.1	PnS.0
R/W							

Bit	Name	Description
7:0	PnS[7:0]	P0 Schmitt Triggered Input 0 = TTL level input of Pn.x. 1 = Schmitt triggered input of Pn.x.

P2S – P20 Setting and Timer01 Output Enable

Regiser	Address	Reset Value
P2S	B5H, all pages	0000_0000 b

7	6	5	4	3	2	1	0
P20UP	-	-	-	T1OE	T0OE	-	P2S.0
R/W	-	-	-	R/W	R/W	-	R/W

Bit	Name	Description
7	P20UP	P2.0 Pull-Up Enable 0 = P2.0 pull-up Disabled. 1 = P2.0 pull-up Enabled. This bit is valid only when RPD (CONFIG0.2) is programmed as 0. When selecting as a NRESET pin, the pull-up is always enabled.
3	T1OE	Timer 1 Output Enable 0 = Timer 1 output Disabled. 1 = Timer 1 output Enabled from T1 pin. Note that Timer 1 output should be enabled only when operating in its “Timer” mode.
2	T0OE	Timer 0 Output Enable 0 = Timer 0 output Disabled. 1 = Timer 0 output Enabled from T0 pin. Note that Timer 0 output should be enabled only when operating in its “Timer” mode.
0	P2S.0	P2.0 Schmitt Triggered Input 0 = Schmitt triggered input of P2.0. 1 = Schmitt triggered input of P2.0.

6.4.2.4 Output Slew Rate Control

Slew rate for each I/O pin is configurable individually. By default, each pin is in normal slew rate mode. User can set each control register bit to enable high-speed slew rate for the corresponding I/O pin. Note that all PxSR registers are accessible by switching SFR page to Page 1.

PnSR –Port n Slew Rate Control

Register	SFR Address	Reset Value
P0SR	82H, Page 1	0000_0000 b
P1SR	84H, Page 1	0000_0000 b
P3SR	ADH, Page 1	0000_0000 b

7	6	5	4	3	2	1	0
PnSR.7	PnSR.6	PnSR.5	PnSR.4	PnSR.3	PnSR.2	PnSR.1	PnSR.0
R/W							

Bit	Name	Description
7:0	PnSR[7:0]	P0.n Slew Rate 0 = Pn.x normal output slew rate. 1 = Pn.x high-speed output slew rate.

6.4.3 Read-Modify-Write Instructions

Instructions that read a byte from SFR or internal RAM, modify it, and rewrite it back, are called “Read-Modify-Write” instructions. When the destination is an I/O port or a port bit, these instructions read the internal output latch rather than the external pin state. This kind of instructions read the port SFR value, modify it and write back to the port SFR. All “Read-Modify-Write” instructions are listed as follows.

<u>Instruction</u>	<u>Description</u>
ANL	Logical AND. (ANL direct, A and ANL direct, #data)
ORL	Logical OR. (ORL direct, A and ORL direct, #data)
XRL	Logical exclusive OR. (XRL direct, A and XRL direct, #data)
JBC	Jump if bit = 1 and clear it. (JBC bit, rel)
CPL	Complement bit. (CPL bit)
INC	Increment. (INC direct)
DEC	Decrement. (DEC direct)
DJNZ	Decrement and jump if not zero. (DJNZ direct, rel)
MOV	bit, C Move carry to bit. (MOV bit, C)
CLR	bitClear bit. (CLR bit)
SETB	bitSet bit. (SETB bit)

The last three seem not obviously “Read-Modify-Write” instructions but actually they are. They read the entire port latch value, modify the changed bit, and then write the new value back to the port latch.

6.4.4 External Interrupt Pins

The external interrupt INT0 and INT1 can be used as interrupt sources. They are selectable to be either edge or level triggered depending on bits IT0 (TCON.0) and IT1 (TCON.2). The bits IE0 (TCON.1) and IE1 (TCON.3) are the flags those are checked to generate the interrupt. In the edge triggered mode, the INT0 or INT1 inputs are sampled every system clock cycle. If the sample is high in one cycle and low in the next, then a high to low transition is detected and the interrupts request flag IE0 or IE1 will be set.

Since the external interrupts are sampled every system clock, they have to be held high or low for at least one system clock cycle. The IE0 and IE1 are automatically cleared when the interrupt service routine is called. If the level triggered mode is selected, then the requesting source has to hold the pin low till the interrupt is serviced. The IE0 and IE1 will not be cleared by the hardware on entering the service routine. In the level triggered mode, IE0 and IE1 follows the inverse value of INT0 and INT1 pins. If interrupt pins continue to be held low even after the service routine is completed, the processor will acknowledge another interrupt request from the same source. Both INT0 and INT1 can wake up the device from the Power-down mode.

IE – Interrupt Enable

Regiser	Address		Reset Value			
IE	A8H, all pages, Bit addressable		0000_0000b			

7	6	5	4	3	2	1	0
EA	EADC	EBOD	ES	ET1	EX1	ET0	EX0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Description
7	EA	Enable All Interrupt This bit globally enables/disables all interrupts that are individually enabled. 0 = All interrupt sources Disabled. 1 = Each interrupt Enabled depending on its individual mask setting. Individual interrupts will occur if enabled.
6	EADC	Enable ADC Interrupt 0 = ADC interrupt Disabled. 1 = Interrupt generated by ADCF (ADCCON0.7) Enabled.
5	EBOD	Enable Brown-Out Interrupt 0 = Brown-out detection interrupt Disabled. 1 = Interrupt generated by BOF (BODCON0.3) Enabled.
4	ES	Enable Serial Port 0 Interrupt 0 = Serial port 0 interrupt Disabled. 1 = Interrupt generated by TI (SCON.1) or RI (SCON.0) Enabled.
3	ET1	Enable Timer 1 Interrupt 0 = Timer 1 interrupt Disabled. 1 = Interrupt generated by TF1 (TCON.7) Enabled.
2	EX1	Enable External Interrupt 1 0 = External interrupt 1 Disabled. 1 = Interrupt generated by $\overline{INT1}$ pin (P1.7) Enabled.
1	ET0	Enable Timer 0 Interrupt 0 = Timer 0 interrupt Disabled. 1 = Interrupt generated by TF0 (TCON.5) Enabled.
0	EX0	Enable External Interrupt 0 0 = External interrupt 0 Disabled. 1 = Interrupt generated by $\overline{INT0}$ pin (P3.0) Enabled.

EIE – Extensive Interrupt Enable

Regiser	Address		Reset Value			
EIE	9BH, all pages		0000_0000b			

7	6	5	4	3	2	1	0
ET2	ESPI	EFB	EWDT	EPWM	ECAP	EPI	EI2C
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Description
7	ET2	Enable Timer 2 Interrupt 0 = Timer 2 interrupt Disabled. 1 = Interrupt generated by TF2 (T2CON.7) Enabled.
6	ESPI	Enable SPI Interrupt 0 = SPI interrupt Disabled. 1 = Interrupt generated by SPIF (SPSR.7), SPIOVF (SPSR.5), or MODF (SPSR.4) Enable.
5	EFB	Enable Fault Brake Interrupt 0 = Fault Brake interrupt Disabled. 1 = Interrupt generated by FBF (FBD.7) Enabled.
4	EWDT	Enable WDT Interrupt 0 = WDT interrupt Disabled. 1 = Interrupt generated by WDTF (WDCON.5) Enabled.
3	EPWM	Enable PWM Interrupt 0 = PWM interrupt Disabled. 1 = Interrupt generated by PWMF (PWMCON0.5) Enabled.
2	ECAP	Enable Input Capture Interrupt 0 = Input capture interrupt Disabled. 1 = Interrupt generated by any flags of CAPF[2:0] (CAPCON0[2:0]) Enabled.
1	EPI	Enable Pin Interrupt 0 = Pin interrupt Disabled. 1 = Interrupt generated by any flags in PIF register Enabled.
0	EI2C	Enable I²C Interrupt 0 = I ² C interrupt Disabled. 1 = Interrupt generated by SI (I2CON.3) or I2TOF (I2TOC.0) Enabled.

EIE1 – Extensive Interrupt Enable 1

Regiser	Address	Reset Value
EIE1	9CH, all pages	0000_0000b

7	6	5	4	3	2	1	0
-	-	-	-	-	EWKT	ET3	ES_1
-	-	-	-	-	R/W	R/W	R/W

Bit	Name	Description
2	EWKT	Enable WKT Interrupt 0 = WKT interrupt Disabled. 1 = Interrupt generated by WKTF (WKCON.4) Enabled.
1	ET3	Enable Timer 3 Interrupt 0 = Timer 3 interrupt Disabled. 1 = Interrupt generated by TF3 (T3CON.4) Enabled.
0	ES_1	Enable Serial Port 1 Interrupt 0 = Serial port 1 interrupt Disabled. 1 = Interrupt generated by TI_1 (SCON_1.1) or RI_1 (SCON_1.0) Enabled.

IP – Interrupt Priority

Regiser	Address	Reset Value
IP	B8H, all pages, Bit addressable	0000_0000 b

7	6	5	4	3	2	1	0
-	PADC	PBOD	PS	PT1	PX1	PT0	PX0
-	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Description
6	PADC	ADC interrupt priority low bit
5	PBOD	Brown-out detection interrupt priority low bit
4	PS	Serial port 0 interrupt priority low bit
3	PT1	Timer 1 interrupt priority low bit
2	PX1	External interrupt 1 priority low bit
1	PT0	Timer 0 interrupt priority low bit
0	PX0	External interrupt 0 priority low bit

Note: IP is used in combination with the IPH to determine the priority of each interrupt source. See [Table 6.2-2 Interrupt Priority Level Setting](#) for correct interrupt priority configuration.

IPH – Interrupt Priority High

Regiser	Address	Reset Value
IPH	B7H, Page 0	0000_0000 b

7	6	5	4	3	2	1	0
-	PADC	PBODH	PSH	PT1H	PX1H	PT0H	PX0H
-	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Description
6	PADC	ADC interrupt priority high bit
5	PBOD	Brown-out detection interrupt priority high bit
4	PSH	Serial port 0 interrupt priority high bit
3	PT1H	Timer 1 interrupt priority high bit
2	PX1H	External interrupt 1 priority high bit
1	PT0H	Timer 0 interrupt priority high bit
0	PX0H	External interrupt 0 priority high bit

Note: IPH is used in combination with the IP respectively to determine the priority of each interrupt source. See Table 6.2-2 Interrupt Priority Level Setting for correct interrupt priority configuration.

EIP – Extensive Interrupt Priority

Regiser	Address	Reset Value
EIP	EFH, all pages	0000_0000b

7	6	5	4	3	2	1	0
PT2	PSPI	PFB	PWDT	PPWM	PCAP	PPI	PI2C
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Description
7	PT2	Timer 2 interrupt priority low bit
6	PSPI	SPI interrupt priority low bit
5	PFB	Fault Brake interrupt priority low bit
4	PWDT	WDT interrupt priority low bit
3	PPWM	PWM interrupt priority low bit
2	PCAP	Input capture interrupt priority low bit
1	PPI	Pin interrupt priority low bit
0	PI2C	I ² C interrupt priority low bit

Note : EIP is used in combination with the EIPH to determine the priority of each interrupt source. See Table 6.2-2 Interrupt Priority Level Setting for correct interrupt priority configuration.

EIPH – Extensive Interrupt Priority High

Regiser	Address	Reset Value
EIPH	F7H, all page	0000_0000b

7	6	5	4	3	2	1	0
PT2H	PSPIH	PFBH	PWDTH	PPWMH	PCAPH	PPIH	PI2CH
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Description
7	PT2H	Timer 2 interrupt priority high bit
6	PSPIH	SPI interrupt priority high bit
5	PFBH	Fault Brake interrupt priority high bit
4	PWDTH	WDT interrupt priority high bit
3	PPWMH	PWM interrupt priority high bit
2	PCAPH	Input capture interrupt priority high bit
1	PPIH	Pin interrupt priority high bit
0	PI2CH	I ² C interrupt priority high bit

Note : EIPH is used in combination with the EIP to determine the priority of each interrupt source. See Table 6.2-2 Interrupt Priority Level Setting for correct interrupt priority configuration.

EIP1 – Extensive Interrupt Priority 1

Regiser	Address	Reset Value
EIP1	FEH, page 0	0000_0000b

7	6	5	4	3	2	1	0
-	-	-	-	-	PWKT	PT3	PS_1
-	-	-	-	-	R/W	R/W	R/W

Bit	Name	Description
2	PWKT	WKT interrupt priority low bit
1	PT3	Timer 3 interrupt priority low bit
0	PS_1	Serial port 1 interrupt priority low bit

Note: EIP1 is used in combination with the EIPH1 to determine the priority of each interrupt source. See Table 6.2-2 Interrupt Priority Level Setting for correct interrupt priority configuration.

EIPH1 – Extensive Interrupt Priority High 1

Regiser	Address	Reset Value
EIPH1	FFH, page 0	0000_0000b

7	6	5	4	3	2	1	0
-	-	-	-	-	PWKTH	PT3H	PSH_1
-	-	-	-	-	R/W	R/W	R/W

Bit	Name	Description
2	PWKTH	WKT interrupt priority high bit
1	PT3H	Timer 3 interrupt priority high bit
0	PSH_1	Serial port 1 interrupt priority high bit

Note: EIPH1 is used in combination with the EIP1 to determine the priority of each interrupt source. See Table 6.2-2 Interrupt Priority Level Setting for correct interrupt priority configuration.

TCON – Timer 0 and 1 Control

Regiser	Address		Reset Value			
TCON	88H, all pages, Bit-addressable		0000_0000b			

7	6	5	4	3	2	1	0
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
R/W	R/W	R/W	R/W	R (level) R/W (edge)	R/W	R (level) R/W (edge)	R/W

Bit	Name	Description
3	IE1	External Interrupt 1 Edge Flag If IT1 = 1 (falling edge trigger), this flag will be set by hardware when a falling edge is detected. It remain set until cleared via software or cleared by hardware in the beginning of its interrupt service routine. If IT1 = 0 (low level trigger), this flag follows the inverse of the $\overline{\text{INT1}}$ input signal's logic level. Software cannot control it.
2	IT1	External Interrupt 1 Type Select This bit selects by which type that $\overline{\text{INT1}}$ is triggered. 0 = $\overline{\text{INT1}}$ is low level triggered. 1 = $\overline{\text{INT1}}$ is falling edge triggered.
1	IE0	External Interrupt 0 Edge Flag If IT0 = 1 (falling edge trigger), this flag will be set by hardware when a falling edge is detected. It remain set until cleared via software or cleared by hardware in the beginning of its interrupt service routine. If IT0 = 0 (low level trigger), this flag follows the inverse of the $\overline{\text{INT0}}$ input signal's logic level. Software cannot control it.
0	IT0	External Interrupt 0 Type Select This bit selects by which type that $\overline{\text{INT0}}$ is triggered. 0 = $\overline{\text{INT0}}$ is low level triggered. 1 = $\overline{\text{INT0}}$ is falling edge triggered.

6.4.5 Pin Interrupt

The N76S003 provides pin interrupt input for each I/O pin to detect pin state if button or keypad set is used. A maximum 8-channel pin interrupt detection can be assigned by I/O port sharing. The pin interrupt is generated when any key is pressed on a keyboard or keypad, which produces an edge or level triggering event. Pin interrupt may be used to wake the CPU up from Idle or Power-down mode.

Each channel of pin interrupt can be enabled and polarity controlled independently by PIPEN and PINEN register. PICON selects which port that the pin interrupt is active. It also defines which type of pin interrupt is us- d – level detect or edge detect. Each channel also has its own interrupt flag. There are total eight pin interrupt flags located in PIF register. The respective flags for each pin interrupt channel allow the interrupt service routine to poll on which channel on which the interrupt event occurs. All flags in PIF register are set by hardware and should be cleared by software.




Figure 6.4-5 Pin Interface Block Diagram

Pin interrupt is generally used to detect an edge transient from peripheral devices like keyboard or keypad. During idle state, the system prefers to enter Power-down mode to minimize power consumption and waits for event trigger. Pin interrupt can wake up the device from Power-down mode.

PICON – Pin Interrupt Control

Regiser	Address		Reset Value			
PICON	E9H, all pages		0000_0000b			

7	6	5	4	3	2	1	0
PIT67	PIT45	PIT3	PIT2	PIT1	PIT0	PIPS[1:0]	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Name	Description
7	PIT67	Pin Interrupt Channel 6 and 7 Type Select This bit selects which type that pin interrupt channel 6 and 7 is triggered. 0 = Level triggered. 1 = Edge triggered.
6	PIT45	Pin Interrupt Channel 4 and 5 Type Select This bit selects which type that pin interrupt channel 4 and 5 is triggered. 0 = Level triggered. 1 = Edge triggered.
5	PIT3	Pin Interrupt Channel 3 Type Select This bit selects which type that pin interrupt channel 3 is triggered. 0 = Level triggered. 1 = Edge triggered.
4	PIT2	Pin Interrupt Channel 2 Type Select This bit selects which type that pin interrupt channel 2 is triggered. 0 = Level triggered. 1 = Edge triggered.
3	PIT1	Pin Interrupt Channel 1 Type Select This bit selects which type that pin interrupt channel 1 is triggered. 0 = Level triggered. 1 = Edge triggered.
2	PIT0	Pin Interrupt Channel 0 Type Select This bit selects which type that pin interrupt channel 0 is triggered. 0 = Level triggered. 1 = Edge triggered.
1:0	PIPS[1:0]	Pin Interrupt Port Select This field selects which port is active as the 8-channel of pin interrupt. 00 = Port 0. 01 = Port 1. 10 = Port 2. 11 = Port 3.

PINEN – Pin Interrupt Negative Polarity Enable

Regiser	Address	Reset Value
PINEN	EAH, all pages	0000_0000b

7	6	5	4	3	2	1	0
PINEN7	PINEN6	PINEN5	PINEN4	PINEN3	PINEN2	PINEN1	PINENO
R/W							

Bit	Name	Description
n	PINENn	<p>Pin Interrupt Channel n Negative Polarity Enable</p> <p>This bit enables low-level/falling edge triggering pin interrupt channel n. The level or edge triggered selection depends on each control bit PITn in PICON.</p> <p>0 = Low-level/falling edge detect Disabled. 1 = Low-level/falling edge detect Enabled.</p>

PIPEN – Pin Interrupt Positive Polarity Enable

Regiser	Address	Reset Value
PIPEN	EBH, all pages	0000_0000b

7	6	5	4	3	2	1	0
PIPEN7	PIPEN6	PIPEN5	PIPEN4	PIPEN3	PIPEN2	PIPEN1	PIPEN0
R/W							

Bit	Name	Description
n	PIPEN_n	Pin Interrupt Channel n Positive Polarity Enable This bit enables high-level/rising edge triggering pin interrupt channel n. The level or edge triggered selection depends on each control bit PIT _n in PICON. 0 = High-level/rising edge detect Disabled. 1 = High-level/rising edge detect Enabled.

PIF – Pin Interrupt Flags

Regiser	Address	Reset Value
PIF	ECH, all pages	0000_0000b

7	6	5	4	3	2	1	0
PIF7	PIF6	PIF5	PIF4	PIF3	PIF2	PIF1	PIF0
R (level) R/W (edge)							

Bit	Name	Description
n	PIFn	<p>Pin Interrupt Channel n Flag</p> <p>If the edge trigger is selected, this flag will be set by hardware if the channel n of pin interrupt detects an enabled edge trigger. This flag should be cleared by software.</p> <p>If the level trigger is selected, this flag follows the inverse of the input signal's logic level on the channel n of pin interrupt. Software cannot control it.</p>

6.5 Timer

6.5.1 Timer/Counter 0 and 1

Timer/Counter 0 and 1 on N76S003 are two 16-bit Timers/Counters. Each of them has two 8-bit registers those form the 16-bit counting register. For Timer/Counter 0 they are TH0, the upper 8-bit register, and TL0, the lower 8-bit register. Similarly Timer/Counter 1 has two 8-bit registers, TH1 and TL1. TCON and TMOD can configure modes of Timer/Counter 0 and 1.

The Timer or Counter function is selected by the C/T bit in TMOD. Each Timer/Counter has its own selection bit. TMOD.2 selects the function for Timer/Counter 0 and TMOD.6 selects the function for Timer/Counter 1

When configured as a “Timer”, the timer counts the system clock cycles. The timer clock is 1/12 of the system clock (F_{SYS}) for standard 8051 capability or direct the system clock for enhancement, which is selected by T0M (CKCON.3) bit for Timer 0 and T1M (CKCON.4) bit for Timer 1. In the “Counter” mode, the counter register increases on the falling edge of the external input pin T0. If the sampled value is high in one clock cycle and low in the next, a valid 1-to-0 transition is recognized on T0 or T1 pin.

The Timers 0 and 1 can be configured to automatically to toggle output whenever a timer overflow occurs. The same device pins that are used for the T0 and T1 count inputs are also used for the timer toggle outputs. This function is enabled by control bits T0OE and T1OE in the CKCON register, and apply to Timer 0 and Timer 1 respectively. The port outputs will be logic 1 prior to the first timer overflow when this mode is turned on. In order for this mode to function, the C/T bit should be cleared selecting the system clock as the clock source for the timer.

Note that the TH0 (TH1) and TL0 (TL1) are accessed separately. It is strongly recommended that in mode 0 or 1, user should stop Timer temporally by clearing TR0 (TR1) bit before reading from or writing to TH0 (TH1) and TL0 (TL1). The free-running reading or writing may cause unpredictable result.

6.5.1.1 Mode 0 (13-Bit Timer)

In Mode 0, the Timer/Counter is a 13-bit counter. The 13-bit counter consists of TH0 (TH1) and the five lower bits of TL0 (TL1). The upper three bits of TL0 (TL1) are ignored. The Timer/Counter is enabled when TR0 (TR1) is set and either GATE is 0 or $\overline{INT0}$ ($\overline{INT1}$) is 1. Gate setting as 1 allows the Timer to calculate the pulse width on external input pin $\overline{INT0}$ ($\overline{INT1}$). When the 13-bit value moves from FFFFH to 0000H, the Timer overflow flag TF0 (TF1) is set and an interrupt occurs if enabled.




Figure 6.5-1 Timer/Counters 0 and 1 in Mode 0

6.5.1.2 Mode 1 (16-Bit Timer)

Mode 1 is similar to Mode 0 except that the counting registers are fully used as a 16-bit counter. Roll-over occurs when a count moves FFFFH to 0000H. The Timer overflow flag TF0 (TF1) of the relevant Timer/Counter is set and an interrupt will occur if enabled.




Figure 6.5-2 Timer/Counters 0 and 1 in Mode 1

6.5.1.3 Mode 2 (8-Bit Auto-Reload Timer)

In Mode 2, the Timer/Counter is in auto-reload mode. In this mode, TL0 (TL1) acts as an 8-bit count register whereas TH0 (TH1) holds the reload value. When the TL0 (TL1) register overflows, the TF0 (TF1) bit in TCON is set and TL0 (TL1) is reloaded with the contents of TH0 (TH1) and the counting process continues from here. The reload operation leaves the contents of the TH0 (TH1) register unchanged. This feature is best suitable for UART baud rate generator for it runs without continuous software intervention. Note that only Timer1 can be the baud rate source for UART. Counting is enabled by setting the TR0 (TR1) bit as 1 and proper setting of GATE and INT0 (INT1) pins. The functions of GATE and INT0 (INT1) pins are just the same as Mode 0 and 1.




Figure 6.5-3 Timer/Counters 0 and 1 in Mode 2

6.5.1.4 Mode 3 (Two Separate 8-Bit Timers)

Mode 3 has different operating methods for Timer 0 and Timer 1. For Timer/Counter 1, Mode 3 simply freezes the counter. Timer/Counter 0, however, configures TL0 and TH0 as two separate 8 bit count registers in this mode. TL0 uses the Timer/Counter 0 control bits C/T, GATE, TR0, INT0, and TF0. The TL0 also can be used as a 1-to-0 transition counter on pin T0 as determined by C/T (TMOD.2). TH0 is forced as a clock cycle counter and takes over the usage of TR1 and TF1 from Timer/Counter 1. Mode 3 is used in case that an extra 8 bit timer is needed. If Timer/Counter 0 is configured in Mode 3, Timer/Counter 1 can be turned on or off by switching it out of or into its own Mode 3. It can still be used in Modes 0, 1 and 2 although its flexibility is restricted. It no longer has control over its overflow flag TF1 and the enable bit TR1. However Timer 1 can still be used as a Timer/Counter and retains the use of GATE, INT1 pin and T1M. It can be used as a baud rate generator for the serial port or other application not requiring an interrupt.




Figure 6.5-4 Timer/Counter 0 in Mode 3

6.5.1.5 Register Description

TMOD – Timer 0 and 1 Mode

Regiser		Address				Reset Value			
TMOD		89H, all pages				0000_0000b			

7	6	5	4	3	2	1	0
GATE	C/T	M1	M0	GATE	C/T	M1	M0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Description
7	GATE	Timer 1 gate control 0 = Timer 1 will clock when TR1 is 1 regardless of $\overline{INT1}$ logic level. 1 = Timer 1 will clock only when TR1 is 1 and $\overline{INT1}$ is logic 1.
6	C/T	Timer 1 Counter/Timer select 0 = Timer 1 is incremented by internal system clock. 1 = Timer 1 is incremented by the falling edge of the external pin T1.
5	M1	Timer 1 mode select
4	M0	<u>M1</u> <u>M0</u> <u>Timer 1 Mode</u> 0 0 Mode 0: 13-bit Timer/Counter 0 1 Mode 1: 16-bit Timer/Counter 1 0 Mode 2: 8-bit Timer/Counter with auto-reload from TH1 1 1 Mode 3: Timer 1 halted
3	GATE	Timer 0 gate control 0 = Timer 0 will clock when TR0 is 1 regardless of $\overline{INT0}$ logic level. 1 = Timer 0 will clock only when TR0 is 1 and $\overline{INT0}$ is logic 1.

Bit	Name	Description															
2	C/T	Timer 0 Counter/Timer select 0 = Timer 0 is incremented by internal system clock. 1 = Timer 0 is incremented by the falling edge of the external pin T0.															
1	M1	Timer 0 mode select															
0	M0	<table><thead><tr><th>M1</th><th>M0</th><th>Timer 0 Mode</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>Mode 0: 13-bit Timer/Counter</td></tr><tr><td>0</td><td>1</td><td>Mode 1: 16-bit Timer/Counter</td></tr><tr><td>1</td><td>0</td><td>Mode 2: 8-bit Timer/Counter with auto-reload from TH0</td></tr><tr><td>1</td><td>1</td><td>Mode 3: TL0 as a 8-bit Timer/Counter and TH0 as a 8-bit Timer</td></tr></tbody></table>	M1	M0	Timer 0 Mode	0	0	Mode 0: 13-bit Timer/Counter	0	1	Mode 1: 16-bit Timer/Counter	1	0	Mode 2: 8-bit Timer/Counter with auto-reload from TH0	1	1	Mode 3: TL0 as a 8-bit Timer/Counter and TH0 as a 8-bit Timer
M1	M0	Timer 0 Mode															
0	0	Mode 0: 13-bit Timer/Counter															
0	1	Mode 1: 16-bit Timer/Counter															
1	0	Mode 2: 8-bit Timer/Counter with auto-reload from TH0															
1	1	Mode 3: TL0 as a 8-bit Timer/Counter and TH0 as a 8-bit Timer															

TCON – Timer 0 and 1 Control

Regiser	Address		Reset Value				
TCON	88H, all pages, Bit-addressable		0000_0000b				

7	6	5	4	3	2	1	0
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
R/W	R/W	R/W	R/W	R (level) R/W (edge)	R/W	R (level) R/W (edge)	R/W

Bit	Name	Description
7	TF1	Timer 1 Overflow Flag This bit is set when Timer 1 overflows. It is automatically cleared by hardware when the program executes the Timer 1 interrupt service routine. This bit can be set or cleared by software.
6	TR1	Timer 1 Run Control 0 = Timer 1 Disabled. Clearing this bit will halt Timer 1 and the current count will be preserved in TH1 and TL1. 1 = Timer 1 Enabled.
5	TF0	Timer 0 Overflow Flag This bit is set when Timer 0 overflows. It is automatically cleared via hardware when the program executes the Timer 0 interrupt service routine. This bit can be set or cleared by software.
4	TR0	Timer 0 Run Control 0 = Timer 0 Disabled. Clearing this bit will halt Timer 0 and the current count will be preserved in TH0 and TL0. 1 = Timer 0 Enabled.
3	IE1	External Interrupt 1 Edge Flag If IT1 = 1 (falling edge trigger), this flag will be set by hardware when a falling edge is detected. It remain set until cleared via software or cleared by hardware in the beginning of its interrupt service routine. If IT1 = 0 (low level trigger), this flag follows the inverse of the <u>INT1</u> input signal's logic level. Software cannot control it.
2	IT1	External Interrupt 1 Type Select This bit selects by which type that <u>INT1</u> is triggered. 0 = <u>INT1</u> is low level triggered. 1 = <u>INT1</u> is falling edge triggered.
1	IE0	External Interrupt 0 Edge Flag If IT0 = 1 (falling edge trigger), this flag will be set by hardware when a falling edge is detected. It remain set until cleared via software or cleared by hardware in the beginning of its interrupt service routine. If IT0 = 0 (low level trigger), this flag follows the inverse of the <u>INT0</u> input signal's logic level. Software cannot control it.

Bit	Name	Description
0	IT0	External Interrupt 0 Type Select This bit selects by which type that INT0 is triggered. 0 = INT0 is low level triggered. 1 = INT0 is falling edge triggered.

TL0 – Timer 0 Low Byte

Regiser	Address	Reset Value
TL0	8AH, all pages	0000_0000b

7	6	5	4	3	2	1	0
TL0[7:0]							
R/W							

Bit	Name	Description
7:0	TL0[7:0]	Timer 0 Low Byte The TL0 register is the low byte of the 16-bit counting register of Timer 0.

TH0 – Timer 0 High Byte

Regiser	Address	Reset Value
TH0	8CH, all pages	0000_0000b

7	6	5	4	3	2	1	0
TH0[7:0]							
R/W							

Bit	Name	Description
7:0	TH0[7:0]	Timer 0 High Byte The TH0 register is the high byte of the 16-bit counting register of Timer 0.

TL1 – Timer 1 Low Byte

Regiser	Address	Reset Value
TL1	8BH, all pages	0000_0000b

7	6	5	4	3	2	1	0
TL1[7:0]							
R/W							

Bit	Name	Description
7:0	TL1[7:0]	Timer 1 Low Byte The TL1 register is the low byte of the 16-bit counting register of Timer 1.

TH0 – Timer 0 High Byte

Regiser	Address	Reset Value
TH0	8CH, all pages	0000_0000b

7	6	5	4	3	2	1	0
TH0[7:0]							
R/W							

Bit	Name	Description
7:0	TH0[7:0]	Timer 0 High Byte The TH0 register is the high byte of the 16-bit counting register of Timer 0.

CKCON – Clock Control

Regiser	Address		Reset Value	
CKCON	8EH, all pages		0000_0000b	

7	6	5	4	3	2	1	0
FASTWK	PWMCKS	T1OE	T1M	T0M	T0OE	CLOEN	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	-

Bit	Name	Description
5	T1OE	Timer 1 Output Enable 0 = Timer 1 output Disabled. 1 = Timer 1 output Enabled from T1 pin. Note that Timer 1 output should be enabled only when operating in its “Timer” mode.
4	T1M	Timer 1 Clock Mode Select 0 = The clock source of Timer 1 is the system clock divided by 12. It maintains standard 8051 compatibility. 1 = The clock source of Timer 1 is direct the system clock.
3	T0M	Timer 0 Clock Mode Select 0 = The clock source of Timer 0 is the system clock divided by 12. It maintains standard 8051 compatibility. 1 = The clock source of Timer 0 is direct the system clock.
2	T0OE	Timer 0 Output Enable 0 = Timer 0 output Disabled. 1 = Timer 0 output Enabled from T0 pin. Note that Timer 0 output should be enabled only when operating in its “Timer” mode.

6.5.2 Timer2 And Input Capture

Timer 2 is a 16-bit up counter cascaded with TH2, the upper 8 bits register, and TL2, the lower 8 bit register. Equipped with RCMP2H and RCMP2L, Timer 2 can operate under compare mode and auto-reload mode selected by CM/RL2 (T2CON.0). An 3-channel input capture module makes Timer 2 detect and measure the width or period of input pulses. The results of 3 input captures are stores in C0H and C0L, C1H and C1L, C2H and C2L individually. The clock source of Timer 2 is from the system clock pre-scaled by a clock divider with 8 different scales for wide field application. The clock is enabled when TR2 (T2CON.2) is 1, and disabled when TR2 is 0. The following registers are related to Timer 2 function.




Figure 6.5-5 Timer 2 Full Function Block Diagram

6.5.2.1 Auto-Reload Mode

The Timer 2 is configured as auto-reload mode by clearing CM/RL2. In this mode RCMP2H and RCMP2L registers store the reload value. The contents in RCMP2H and RCMP2L transfer into TH2 and TL2 once the auto-reload event occurs if setting LDEN bit. The event can be the Timer 2 overflow or one of the triggering event on any of enabled input capture channel depending on the LDTS[1:0] (T2MOD[1:0]) selection. Note that once CAPCR (T2MOD.3) is set, an input capture event only clears TH2 and TL2 without reloading RCMP2H and RCMP2L contents.




Figure 6.5-6 Timer 2 Auto-Reload Mode Block Diagram

6.5.2.2 Input Capture Module

The input capture module along with Timer 2 implements the input capture function. The input capture module is configured through CAPCON0~2 registers. The input capture module supports 3-channel inputs (CAP0, CAP1, and CAP2). Each input channel consists its own noise filter, which is enabled via setting ENF0~2 (CAPCON2[6:4]). It filters input glitches smaller than four system clock cycles. Input capture channels has their own independent edge detector but share the unique Timer 2. Each trigger edge detector is selected individually by setting corresponding bits in CAPCON1. It supports positive edge capture, negative edge capture, or any edge capture. Each input capture channel has to set its own enabling bit CAPEN0~2 (CAPCON0[6:4]) before use.

While input capture channel is enabled and the selected edge trigger occurs, the content of the free running Timer 2 counter, TH2 and TL2, will be captured, transferred, and stored into the capture registers CnH and CnL. The edge triggering also causes CAPFn (CAPCON0.n) set by hardware. The interrupt will also generate if the ECAP (EIE0.2) and EA bit are both set. For three input capture flags share the same interrupt vector, user should check CAPFn to confirm which channel comes the input capture edge. These flags should be cleared by software.

The bit CAPCR (CAPCON2.3) benefits the implement of period calculation. Setting CAPCR makes the hardware clear Timer 2 as 0000H automatically after the value of TH2 and TL2 have been captured after an input capture edge event occurs. It eliminates the routine software overhead of writing 16-bit counter or an arithmetic subtraction.

6.5.2.3 Compare Mode

Timer 2 can also be configured as the compare mode by setting CM/RL2. In this mode RCMP2H and RCMP2L registers serve as the compare value registers. As Timer 2 up counting, TH2 and TL2 match RCMP2H and RCMP2L, TF2 (T2CON.7) will be set by hardware to indicate a compare match event.

Setting CMPCR (T2MOD.2) makes the hardware to clear Timer 2 counter as 0000H automatically after a compare match has occurred.




Figure 6.5-7 Timer 2 Compare Mode Block Diagram

6.5.2.4 Register Description

T2CON – Timer 2 Control

Register	Address		Reset Value	
T2CON	C8H, all pages		0000_0000b	

7	6	5	4	3	2	1	0
TF2	-	-	-	-	TR2	-	CM $\bar{R}\bar{L}2$
R/W	-	-	-	-	R/W	-	R/W

Bit	Name	Description
7	TF2	Timer 2 Overflow Flag This bit is set when Timer 2 overflows or a compare match occurs. If the Timer 2 interrupt and the global interrupt are enable, setting this bit will make CPU execute Timer 2 interrupt service routine. This bit is not automatically cleared via hardware and should be cleared via software.
5:3	-	Reserved
2	TR2	Timer 2 Run Control 0 = Timer 2 Disabled. Clearing this bit will halt Timer 2 and the current count will be preserved in TH2 and TL2. 1 = Timer 2 Enabled.

Bit	Name	Description
1	-	Reserved
0	CM/RL2	Timer 2 Compare or Auto-Reload Mode Select This bit selects Timer 2 functioning mode. 0 = Auto-reload mode. 1 = Compare mode.

T2MOD – Timer 2 Mode

Regiser	Address	Reset Value
T2MOD	C9H, all pages	0000_0000b

7	6	5	4	3	2	1	0
LDEN	T2DIV[2:0]			CAPCR	CMPCR	LDTs[1:0]	
R/W	R/W			R/W	R/W	R/W	

Bit	Name	Description
7	LDEN	Enable Auto-Reload 0 = Reloading RCMP2H and RCMP2L to TH2 and TL2 Disabled. 1 = Reloading RCMP2H and RCMP2L to TH2 and TL2 Enabled.
6:4	T2DIV[2:0]	Timer 2 Clock Divider 000 = Timer 2 clock divider is 1/1. 001 = Timer 2 clock divider is 1/4. 010 = Timer 2 clock divider is 1/16. 011 = Timer 2 clock divider is 1/32. 100 = Timer 2 clock divider is 1/64. 101 = Timer 2 clock divider is 1/128. 110 = Timer 2 clock divider is 1/256. 111 = Timer 2 clock divider is 1/512.
3	CAPCR	Capture Auto-Clear This bit is valid only under Timer 2 auto-reload mode. It enables hardware auto-clearing TH2 and TL2 counter registers after they have been transferred in to RCMP2H and RCMP2L while a capture event occurs. 0 = Timer 2 continues counting when a capture event occurs. 1 = Timer 2 value is auto-cleared as 0000H when a capture event occurs.
2	CMPCR	Compare Match Auto-Clear This bit is valid only under Timer 2 compare mode. It enables hardware auto-clearing TH2 and TL2 counter registers after a compare match occurs. 0 = Timer 2 continues counting when a compare match occurs. 1 = Timer 2 value is auto-cleared as 0000H when a compare match occurs.
1:0	LDTs[1:0]	Auto-Reload Trigger Select These bits select the reload trigger event. 00 = Reload when Timer 2 overflows. 01 = Reload when input capture 0 event occurs. 10 = Reload when input capture 1 event occurs. 11 = Reload when input capture 2 event occurs.

RCMP2L – Timer 2 Reload/Compare Low Byte

Regiser	Address	Reset Value
RCMP2L	CAH, all pages	0000_0000b

7	6	5	4	3	2	1	0
RCMP2L[7:0]							
R/W							

Bit	Name	Description
7:0	RCMP2L[7:0]	Timer 2 Reload/Compare Low Byte This register stores the low byte of compare value when Timer 2 is configured in compare mode. Also it holds the low byte of the reload value in auto-reload mode.

RCMP2H – Timer 2 Reload/Compare High Byte

Regiser	Address	Reset Value
RCMP2H	CBH, all pages	0000_0000b

7	6	5	4	3	2	1	0
RCMP2H[7:0]							
R/W							

Bit	Name	Description
7:0	RCMP2H[7:0]	Timer 2 Reload/Compare High Byte This register stores the high byte of compare value when Timer 2 is configured in compare mode. Also it holds the high byte of the reload value in auto-reload mode.

TL2 – Timer 2 Low Byte

Regiser	Address	Reset Value
TL2	CCH, all pages	0000_0000b

7	6	5	4	3	2	1	0
TL2[7:0]							
R/W							

Bit	Name	Description
7:0	TL2[7:0]	Timer 2 Low Byte The TL2 register is the low byte of the 16-bit counting register of Timer 2.

TH2 – Timer 2 High Byte

Regiser	Address	Reset Value
TH2	CDH, Page 0	0000_0000b

7	6	5	4	3	2	1	0
TH2[7:0]							
R/W							

Bit	Name	Description
7:0	TH2[7:0]	Timer 2 High Byte The TH2 register is the high byte of the 16-bit counting register of Timer 2.

Note that the TH2 and TL2 are accessed separately. It is strongly recommended that user stops Timer 2 temporally by clearing TR2 bit before reading from or writing to TH2 and TL2. The free-running reading or writing may cause unpredictable result.

CAPCON0 – Input Capture Control 0

Regiser	Address		Reset Value				
CAPCON0	92H, all pages		0000_0000b				

7	6	5	4	3	2	1	0
-	CAPEN2	CAPEN1	CAPENO	-	CAPF2	CAPF1	CAPFO
-	R/W	R/W	R/W	-	R/W	R/W	R/W

Bit	Name	Description
7	-	Reserved
6	CAPEN2	Input Capture 2 Enable 0 = Input capture channel 2 Disabled. 1 = Input capture channel 2 Enabled.
5	CAPEN1	Input Capture 1 Enable 0 = Input capture channel 1 Disabled. 1 = Input capture channel 1 Enabled.
4	CAPENO	Input Capture 0 Enable 0 = Input capture channel 0 Disabled. 1 = Input capture channel 0 Enabled.
3	-	Reserved
2	CAPF2	Input Capture 2 Flag This bit is set by hardware if the determined edge of input capture 2 occurs. This bit should cleared by software.
1	CAPF1	Input Capture 1 Flag This bit is set by hardware if the determined edge of input capture 1 occurs. This bit should cleared by software.
0	CAPFO	Input Capture 0 Flag This bit is set by hardware if the determined edge of input capture 0 occurs. This bit should cleared by software.

CAPCON1 – Input Capture Control 1

Regiser	Address	Reset Value
CAPCON1	93H, all pages	0000_0000b

7	6	5	4	3	2	1	0
-	-	CAP2LS[1:0]		CAP1LS[1:0]		CAP0LS[1:0]	
-	-	R/W		R/W		R/W	

Bit	Name	Description
7:6	-	Reserved
5:4	CAP2LS[1:0]	Input Capture 2 Level Select 00 = Falling edge. 01 = Rising edge. 10 = Either rising or falling edge. 11 = Reserved.
3:2	CAP1LS[1:0]	Input Capture 1 Level Select 00 = Falling edge. 01 = Rising edge. 10 = Either rising or falling edge. 11 = Reserved.
1:0	CAP0LS[1:0]	Input Capture 0 Level Select 00 = Falling edge. 01 = Rising edge. 10 = Either rising or falling edge. 11 = Reserved.

CAPCON2 – Input Capture Control 2

Regiser	Address	Reset Value
CAPCON2	94H, all pages	0000_0000b

7	6	5	4	3	2	1	0
-	ENF2	ENF1	ENF0	-	-	-	-
-	R/W	R/W	R/W	-	-	-	-

Bit	Name	Description
6	ENF2	Enable Noise Filer on Input Capture 2 0 = Noise filter on input capture channel 2 Disabled. 1 = Noise filter on input capture channel 2 Enabled.
5	ENF1	Enable Noise Filer on Input Capture 1 0 = Noise filter on input capture channel 1 Disabled. 1 = Noise filter on input capture channel 1 Enabled.
4	ENF0	Enable Noise Filer on Input Capture 0 0 = Noise filter on input capture channel 0 Disabled. 1 = Noise filter on input capture channel 0 Enabled.

CnL – Capture n Low Byte

Regiser	Address	Reset Value
C0L	E4H, all pages	0000_0000b
C1L	E6H, all pages	0000_0000b
C2L	EDH, all pages	0000_0000b

7	6	5	4	3	2	1	0
C0L[7:0]							
R/W							

Bit	Name	Description
7:0	CnL[7:0]	Input Capture n Result Low Byte The C0L register is the low byte of the 16-bit result captured by input capture 0.

CnH – Capture n High Byte

Regiser	Address	Reset Value
C0H	E4H, all pages	0000_0000b
C1H	E7H, all pages	0000_0000b
C2H	EEH, all pages	0000_0000b

7	6	5	4	3	2	1	0
C0H[7:0]							
R/W							

Bit	Name	Description
7:0	CnH[7:0]	Input Capture n Result High Byte The C0H register is the high byte of the 16-bit result captured by input capture 0.

CAPCON3 – Input Capture Control 3

Regiser	Address	Reset Value
CAPCON3	F1H, all pages	0000_0000b

7	6	5	4	3	2	1	0
CAP13	CAP12	CAP11	CAP10	CAP03	CAP02	CAP01	CAP00
R/W							

Bit	Name	Description
[7:4]	CAP1[3:0]	Input Capture Channel 1 Input Pin Select 0000 = P1.2/IC0. 0001 = P1.1/IC1. 0010 = P1.0/IC2. 0011 = P0.0/IC3. 0100 = P0.4/IC3. 0101 = P0.1/IC4. 0110 = P0.3/IC5. 0111 = P0.5/IC6. 1000 = P1.5/IC7. others = P1.2/IC0.
[3:0]	CAP0[3:0]	Input Capture Channel 0 Input Pin Select 0000 = P1.2/IC0. 0001 = P1.1/IC1. 0010 = P1.0/IC2. 0011 = P0.0/IC3. 0100 = P0.4/IC3. 0101 = P0.1/IC4. 0110 = P0.3/IC5. 0111 = P0.5/IC6. 1000 = P1.5/IC7. others = P1.2/IC0.

CAPCON4 – Input Capture Control 4

Regiser	Address	Reset Value
CAPCON4	F2H, all pages	0000_0000b

7	6	5	4	3	2	1	0
-	-	-	-	CAP23	CAP22	CAP21	CAP20
-	-	-	-	R/W	R/W	R/W	R/W

Bit	Name	Description
[3:0]	CAP2[3:0]	Input Capture Channel 2 Input Pin Select 0000 = P1.2/IC0. 0001 = P1.1/IC1. 0010 = P1.0/IC2. 0011 = P0.0/IC3. 0100 = P0.4/IC3. 0101 = P0.1/IC4. 0110 = P0.3/IC5. 0111 = P0.5/IC6. 1000 = P1.5/IC7. others = P1.2/IC0.

6.5.3 Timer3

Timer 3 is implemented simply as a 16-bit auto-reload, up-counting timer. The user can select the pre-scale with T3PS[2:0] (T3CON[2:0]) and fill the reload value into RH3 and RL3 registers to determine its overflow rate. User then can set TR3 (T3CON.3) to start counting. When the counter rolls over FFFFH, TF3 (T3CON.4) is set as 1 and a reload is generated and causes the contents of the RH3 and RL3 registers to be reloaded into the internal 16-bit counter. If ET3 (EIE1.1) is set as 1, Timer 3 interrupt service routine will be served. TF3 is auto-cleared by hardware after entering its interrupt service routine.

Timer 3 can also be the baud rate clock source of both UARTs. For details, please see [Section 6.8.2.2“Baud Rate”](#).




Figure 6.5-8 Timer 3 Block Diagram

6.5.3.1 Register Description**T3CON – Timer 3 Control**

Regiser	Address	Reset Value
T3CON	C4H, Page 0	0000_0000b

7	6	5	4	3	2	1	0
SMOD_1	SMOD0_1	BRCK	TF3	TR3	T3PS[2:0]		
R/W	R/W	R/W	R/W	R/W	R/W		

Bit	Name	Description
4	TF3	Timer 3 Overflow Flag This bit is set when Timer 3 overflows. It is automatically cleared by hardware when the program executes the Timer 3 interrupt service routine. This bit can be set or cleared by software.
3	TR3	Timer 3 Run Control 0 = Timer 3 is halted. 1 = Timer 3 starts running. Note that the reload registers RH3 and RL3 can only be written when Timer 3 is halted (TR3 bit is 0). If any of RH3 or RL3 is written if TR3 is 1, result is unpredictable.
2:0	T3PS[2:0]	Timer 3 Pre-Scalar These bits determine the scale of the clock divider for Timer 3. 000 = 1/1. 001 = 1/2. 010 = 1/4. 011 = 1/8. 100 = 1/16. 101 = 1/32. 110 = 1/64. 111 = 1/128.

RL3 – Timer 3 Reload Low Byte

Regiser	Address	Reset Value
RL3	C5H, Page 0	0000_0000b

7	6	5	4	3	2	1	0
RL3[7:0]							
R/W							

Bit	Name	Description
7:0	RL3[7:0]	Timer 3 Reload Low Byte It holds the low byte of the reload value of Timer 3.

RH3 – Timer 3 Reload High Byte

Regiser	Address	Reset Value
RH3	C6H, Page 0	0000_0000b

7	6	5	4	3	2	1	0
RH3[7:0]							
R/W							

Bit	Name	Description
7:0	RH3[7:0]	Timer 3 Reload High Byte It holds the high byte of the reload value of Time 3.

6.6 Watchdog Timer (WDT)

6.6.1 Overview

The N76S003 provides one Watchdog Timer (WDT). It can be configured as a time-out reset timer to reset whole device. Once the device runs in an abnormal status or hangs up by outward interference, a WDT reset recover the system. It provides a system monitor, which improves the reliability of the system. Therefore, WDT is especially useful for system that is susceptible to noise, power glitches, or electrostatic discharge. The WDT also can be configured as a general purpose timer, of which the periodic interrupt serves as an event timer or a durational system supervisor in a monitoring system, which is able to operate during Idle or Power-down mode. WDTEN[3:0] (CONFIG4[7:4]) initialize the WDT to operate as a time-out reset timer or a general purpose timer.

6.6.2 Functional Description

CONFIG4

7	6	5	4	3	2	1	0
			WDTEN[3:0]	-	-	-	-
			R/W	-	-	-	-

Factory default value: 1111 1111b

Bit	Name	Description
7:4	WDTEN[3:0]	<p>WDT Enable This field configures the WDT behavior after MCU execution. 1111 = WDT is Disabled. WDT can be used as a general purpose timer via software control. 0101 = WDT is Enabled as a time-out reset timer and it stops running during Idle or Power-down mode. Others = WDT is Enabled as a time-out reset timer and it keeps running during Idle or Power-down mode.</p>

The WDT is implemented with a set of divider that divides the low-speed internal oscillator clock nominal 10kHz. The divider output is selectable and determines the time-out interval. When the time-out interval is fulfilled, it will wake the system up from Idle or Power-down mode and an interrupt event will occur if WDT interrupt is enabled. If WDT is initialized as a time-out reset timer, a system reset will occur after a period of delay if without any software action.

The Watchdog time-out interval is determined by the formula $\frac{1}{F_{LIRC} \times \text{clock divider scalar}} \times 64$, where

F_{LIRC} is the frequency of internal 10 kHz oscillator. The following table shows an example of the Watchdog time-out interval with different pre-scales.

WDPS.2	WDPS.1	WDPS.0	Clock Divider Scale	WDT Time-Out Timing ^[1]
0	0	0	1/1	6.40 ms
0	0	1	1/4	25.60 ms
0	1	0	1/8	51.20 ms
0	1	1	1/16	102.40 ms
1	0	0	1/32	204.80 ms
1	0	1	1/64	409.60 ms
1	1	0	1/128	819.20 ms
1	1	1	1/256	1.638 s

Note: This is an approximate value since the deviation of LIRC.

Table 6.6-1 Watchdog Timer-out Interval Under Different Pre-scalars

Since the limitation of the maxima vaule of WDT timer delay. To up N76S003 from idle mode or power down mode suggest use WKT function see Chapter 6.7 Self Wake-Up Timer (WKT).

6.6.2.1 Time-Out Reset Timer

When the CONFIG bits WDTEN[3:0] (CONFIG4[7:4]) is not FH, the WDT is initialized as a time-out reset timer. If WDTEN[3:0] is not 5H, the WDT is allowed to continue running after the system enters Idle or Power-down mode. Note that when WDT is initialized as a time-out reset timer, WDTR and WIDPD has no function.




Figure 6.6-1 WDT as A Time-Out Reset Timer

After the device is powered and it starts to execute software code, the WDT starts counting simultaneously. The time-out interval is selected by the three bits WDPS[2:0] (WDCON[2:0]). When the selected time-out occurs, the WDT will set the interrupt flag WDTF (WDCON.5). If the WDT interrupt enable bit EWDT (EIE0.4) and global interrupt enable EA are both set, the WDT interrupt routine will be executed. Meanwhile, an additional 512 clocks of the low-speed internal oscillator delays to expect a counter clearing by setting WDCLR to avoid the system reset by WDT if the device operates normally. If no counter reset by writing 1 to WDCLR during this 512-clock period, a WDT reset will happen. Setting WDCLR bit is used to clear the counter of the WDT. This bit is self-cleared for user monitoring it. Once a reset due to WDT occurs, the WDT reset flag WDTRF (WDCON.3) will be set. This bit keeps unchanged after any reset other than a power-on reset. User may clear WDTRF via software. Note that all bits in WDCON require timed access writing.

The main application of the WDT with time-out reset enabling is for the system monitor. This is important in real-time control applications. In case of some power glitches or electro-magnetic interference, CPU may begin to execute erroneous codes and operate in an unpredictable state. If this is left unchecked the entire system may crash. Using the WDT during software development requires user to select proper “Feeding Dog” time by clearing the WDT counter. By inserting the instruction of setting WDCLR, it allows the code to run without any WDT reset. However If any erroneous code executes by any interference, the instructions to clear the WDT counter will not be executed at the required instants. Thus the WDT reset will occur to reset the system state from an erroneously executing condition and recover the system.

6.6.2.2 General Purpose Timer

There is another application of the WDT, which is used as a simple, long period timer. When the CONFIG bits WDTEN[3:0] (CONFIG4[7:4]) is FH, the WDT is initialized as a general purpose timer. In this mode, WDTR and WIDPD are fully accessed via software.




Figure 6.6-2 Watchdog Timer Block Diagram

The WDT starts running by setting WDTR as 1 and halts by clearing WDTR as 0. The WDTF flag will be set while the WDT completes the selected time interval. The software polls the WDTF flag to detect a time-out. An interrupt will occur if the individual interrupt EWDT (EIE0.4) and global interrupt enable EA is set. WDT will continue counting. User should clear WDTF and wait for the next overflow by polling WDTF flag or waiting for the interrupt occurrence.

In some application of low power consumption, the CPU usually stays in Idle mode when nothing needs to be served to save power consumption. After a while the CPU will be woken up to check if anything needs to be served at an interval of programmed period implemented by Timer 0~3. However, the current consumption of Idle mode still keeps at a “mA” level. To further reducing the current consumption

to “ μ A” level, the CPU should stay in Power-down mode when nothing needs to be served, and has the ability of waking up at a programmable interval. The N76S003 is equipped with this useful function by WDT waking up. It provides a very low power internal oscillator 10 kHz as the clock source of the WDT. It is also able to count under Power-down mode and wake CPU up. The demo code to accomplish this feature is shown below.

6.6.3 Register Description

WDCON – Watchdog Timer Control

Regiser	Address					Reset Value	
WDCON	AAH, all pages, TA protected					POR 0000_0111b WDT 0000_1UUUb Others 0000_UUUUb	

7	6	5	4	3	2	1	0
WDTR	WDCLR	WDTF	WIDPD	WDTRF	WDPS[2:0]		
R/W	R/W	R/W	R/W	R/W	R/W		

Bit	Name	Description
7	WDTR	WDT Run This bit is valid only when control bits in WDTEN[3:0] (CONFIG4[7:4]) are all 1. At this time, WDT works as a general purpose timer. 0 = WDT Disabled. 1 = WDT Enabled. The WDT counter starts running.
6	WDCLR	WDT Clear Setting this bit will reset the WDT count to 00H. It puts the counter in a known state and prohibit the system from unpredictable reset. The meaning of writing and reading WDCLR bit is different. <u>Writing:</u> 0 = No effect. 1 = Clearing WDT counter. <u>Reading:</u> 0 = WDT counter is completely cleared. 1 = WDT counter is not yet cleared.
5	WDTF	WDT Time-Out Flag This bit indicates an overflow of WDT counter. This flag should be cleared by software.
4	WIDPD	WDT Running in Idle or Power-Down Mode This bit is valid only when control bits in WDTEN[3:0] (CONFIG4[7:4]) are all 1. It decides whether WDT runs in Idle or Power-down mode when WDT works as a general purpose timer. 0 = WDT stops running during Idle or Power-down mode. 1 = WDT keeps running during Idle or Power-down mode.
3	WDTRF	WDT Reset Flag When the CPU is reset by WDT time-out event, this bit will be set via hardware. This flag is recommended to be cleared via software after reset.

Bit	Name	Description
2:0	WDPS[2:0]	WDT Clock Pre-Scalar Select These bits determine the pre-scale of WDT clock from 1/1 through 1/256. See Table 6.6-1 . The default is the maximum pre-scale value.

Note:

1. WDTRF will be cleared after power-on reset, be set after WDT reset, and remains unchanged after any other resets.
2. WDPS[2:0] are all set after power-on reset and keep unchanged after any reset other than power-on reset.

6.7 Self Wake-Up Timer (WKT)

6.7.1 Overview

The N76S003 has a dedicated Self Wake-up Timer (WKT), which serves for a periodic wake-up timer in low power mode or for general purpose timer. WKT remains counting in Idle or Power-down mode. When WKT is being used as a wake-up timer, a start of WKT can occur just prior to entering a power management mode. WKT has one clock source, internal 10 kHz. Note that the system clock frequency must be twice over WKT clock. If WKT starts counting, the selected clock source will remain active once the device enters Idle or Power-down mode. Note that the selected clock source of WKT will not automatically enabled along with WKT configuration. User should manually enable the selected clock source and waiting for stability to ensure a proper operation.

The WKT is implemented simply as a 8-bit auto-reload, up-counting timer with pre-scale 1/1 to 1/2048 selected by WKPS[2:0] (WKCON[2:0]). User fills the reload value into RWK register to determine its overflow rate. The WKTR (WKCON.3) can be set to start counting. When the counter rolls over FFH, WKTF (WKCON.4) is set as 1 and a reload is generated and causes the contents of the RWK register to be reloaded into the internal 8-bit counter. If EWKT (EIE1.2) is set as 1, WKT interrupt service routine will be served.

6.7.2 Block Diagram




Figure 6.7-1 Self Wake-Up Timer Block Diagram

6.7.3 Register Description

WKCON – Self Wake-up Timer Control

Register	Address	Reset Value
WKCON	8FH, all pages	0000_0000b

7	6	5	4	3	2	1	0
-	-	-	WKTF	WKTR	WKPS[2:0]		
-	-	-	R/W	R/W		R/W	

Bit	Name	Description
7:5	-	Reserved
4	WKTF	WKT Overflow Flag This bit is set when WKT overflows. If the WKT interrupt and the global interrupt are enabled, setting this bit will make CPU execute WKT interrupt service routine. This bit is not automatically cleared via hardware and should be cleared via software.

Bit	Name	Description
3	WKTR	WKT Run Control 0 = WKT is halted. 1 = WKT starts running. Note that the reload register RWK can only be written when WKT is halted (WKTR bit is 0). If WKT is written while WKTR is 1, result is unpredictable.
2:0	WKPS[2:0]	WKT Pre-Scalar These bits determine the pre-scale of WKT clock. 000 = 1/1. 001 = 1/4. 010 = 1/16. 011 = 1/64. 100 = 1/256. 101 = 1/512. 110 = 1/1024. 111 = 1/2048.

RWK – Self Wake-up Timer Reload Byte

Regiser	Address	Reset Value
RWK	86H, all pages	0000_0000b

7	6	5	4	3	2	1	0
RWK[7:0]							
R/W							

Bit	Name	Description
7:0	RWK[7:0]	WKT Reload Byte It holds the 8-bit reload value of WKT. Note that RWK should not be FFH if the pre-scale is 1/1 for implement limitation.

6.8 Serial Port (UART0 & UART1)

6.8.1 Overview

The N76S003 includes two enhanced full duplex serial ports enhanced with automatic address recognition and framing error detection. As control bits of these two serial ports are implemented the same. Generally speaking, in the following contents, there will not be any reference to serial port 1, but only to serial port 0.

Each serial port supports one synchronous communication mode, Mode 0, and three modes of full duplex UART (Universal Asynchronous Receiver and Transmitter), Mode 1, 2, and 3. This means it can transmit and receive simultaneously. The serial port is also receiving-buffered, meaning it can commence reception of a second byte before a previously received byte has been read from the register. The receiving and transmitting registers are both accessed at SBUF. Writing to SBUF loads the transmitting register, and reading SBUF accesses a physically separate receiving register. There are four operation modes in serial port. In all four modes, transmission initiates by any instruction that uses SBUF as a destination register.

6.8.2 Functional Description

6.8.2.1 Operating Mode

Mode 0

Mode 0 provides synchronous communication with external devices. Serial data enters and exits through RXD pin. TXD outputs the shift clocks. 8-bit frame of data are transmitted or received. Mode 0 therefore provides half-duplex communication because the transmitting or receiving data is via the same data line RXD. The baud rate is enhanced to be selected as $F_{SYS}/12$ if SM2 (SCON.5) is 0 or as $F_{SYS}/1$ if SM2 is 1. Note that whenever transmitting or receiving, the serial clock is always generated by the MCU. Thus any device on the serial port in Mode 0 should accept the MCU as the master. [Figure 6.8-1](#) shows the associated timing of the serial port in Mode 0.




Figure 6.8-1 Serial Port Mode 0 Timing Diagram

As shown there is one bi-directional data line (RXD) and one shift clock line (TXD). The shift clocks are used to shift data in or out of the serial port controller bit by bit for a serial communication. Data bits enter or emit LSB first. The baud rate is equal to the shift clock frequency.

Transmission is initiated by any instruction writes to SBUF. The control block will then shift out the clocks and begin to transfer data until all 8 bits are complete. Then the transmitted flag TI (SCON.1) will be set 1 to indicate one byte transmitting complete.

Reception is initiated by the condition REN (SCON.4) = 1 and RI (SCON.0) = 0. This condition tells the

serial port controller that there is data to be shifted in. This process will continue until 8 bits have been received. Then the received flag RI will be set as 1. User can clear RI to triggering the next byte reception.

Mode 1

Mode 1 supports asynchronous, full duplex serial communication. The asynchronous mode is commonly used for communication with PCs, modems or other similar interfaces. In Mode 1, 10 bits are transmitted through TXD or received through RXD including a start bit (logic 0), 8 data bits (LSB first) and a stop bit (logic 1). The baud rate is determined by the Timer 1. SMOD (PCON.7) setting 1 makes the baud rate double. [Figure 6.8-2](#) shows the associated timings of the serial port in Mode 1 for transmitting and receiving.




Figure 6.8-2 Serial Port Mode 1 Timing Diagram

Transmission is initiated by any writing instructions to SBUF. Transmission takes place on TXD pin. First the start bit comes out, the 8-bit data follows to be shifted out and then ends with a stop bit. After the stop bit appears, TI (SCON.1) will be set to indicate one byte transmission complete. All bits are shifted out depending on the rate determined by the baud rate generator.

Once the baud rate generator is activated and REN (SCON.4) is 1, the reception can begin at any time. Reception is initiated by a detected 1-to-0 transition at RXD. Data will be sampled and shifted in at the selected baud rate. In the midst of the stop bit, certain conditions should be met to load SBUF with the received data:

1. RI (SCON.0) = 0, and
2. Either SM2 (SCON.5) = 0, or the received stop bit = 1 while SM2 = 1 and the received data matches "Given" or "Broadcast" address. (For enhancement function, see [Section 6.8.2.4 "Multiprocessor Communication"](#) and [Section 6.8.2.5 "Automatic Address Recognition"](#).)

If these conditions are met, then the SBUF will be loaded with the received data, the RB8 (SCON.2) with stop bit, and RI will be set. If these conditions fail, there will be no data loaded and RI will remain 0. After above receiving progress, the serial control will look forward another 1-to-0 transition on RXD pin to start next data reception.

Mode 2

Mode 2 supports asynchronous, full duplex serial communication. Different from Mode1, there are 11 bits to be transmitted or received. They are a start bit (logic 0), 8 data bits (LSB first), a programmable 9th bit TB8 or RB8 bit and a stop bit (logic 1). The most common use of 9th bit is to put the parity bit in it or to label address or data frame for multiprocessor communication. The baud rate is fixed as 1/32 or 1/64 the system clock frequency depending on SMOD (PCON.7) bit. [Figure 6.8-3](#) shows the associated timings of the serial port in Mode 2 for transmitting and receiving.




Figure 6.8-3 Serial Port Mode 2 and 3 Timing Diagram

Transmission is initiated by any writing instructions to SBUF. Transmission takes place on TXD pin. First the start bit comes out, the 8-bit data and bit TB8 (SCON.3) follows to be shifted out and then ends with a stop bit. After the stop bit appears, TI will be set to indicate the transmission complete.

While REN is set, the reception is allowed at any time. A falling edge of a start bit on RXD will initiate the reception progress. Data will be sampled and shifted in at the selected baud rate. In the midst of the stop bit, certain conditions should be met to load SBUF with the received data:

1. RI (SCON.0) = 0, and
2. Either SM2 (SCON.5) = 0, or the received 9th bit = 1 while SM2 = 1 and the received data matches "Given" or "Broadcast" address. (For enhancement function, see Section 6.8.2.4 "Multiprocessor Communication" and Section 6.8.2.5 "Automatic Address Recognition".)

If these conditions are met, the SBUF will be loaded with the received data, the RB8(SCON.2) with the received 9th bit and RI will be set. If these conditions fail, there will be no data loaded and RI will remain 0. After above receiving progress, the serial control will look forward another 1-to-0 transition on RXD pin to start next data reception.

Mode 3

Mode 3 has the same operation as Mode 2, except its baud rate clock source uses Timer 1 overflows as its baud rate clocks. See [Figure 6.8-3](#) for timing diagram of Mode 3. It has no difference from Mode 2.

6.8.2.2 Baud Rate

The baud rate source and speed for different modes of serial port is quite different from one another. All cases are listed in Table 6.8-1 Serial Port UART0 Mode / Baudrate Description. The user should calculate the baud rate according to their system configuration.

In Mode 1 or 3, the baud rate clock source of UART0 can be selected from Timer 1 or Timer 3. User can select the baud rate clock source by BRCK (T3CON.5). For UART1, its baud rate clock comes only from Timer 3 as its unique clock source.

When using Timer 1 as the baud rate clock source, note that the Timer 1 interrupt should be disabled. Timer 1 itself can be configured for either "Timer" or "Counter" operation. It can be in any of its three running modes. However, in the most typical applications, it is configured for "Timer" operation, in the auto-reload mode (Mode 2). If using Timer 3 as the baud rate generator, its interrupt should also be disabled.

Following shows all UART mode and baudrate formula:

Mode	Frame Bits	SM0 / SM1 (SCON[7:6])	SM2 (SCON[5])	SMOD (PCON[7])	Baud Rate	
0	8	00	0	-	FSYS divided by 12	
					FSYS divided by 2	
1	10	01	-	0	Time1 TM1 CKCON[3] = 0	$\frac{1}{32} \times \frac{F_{SYS}}{12 \times (256 - TH1)}$
					Time1 TM1 CKCON[3] = 1	$\frac{1}{32} \times \frac{F_{SYS}}{(256 - TH1)}$
					Timer 3	$\frac{1}{32} \times \frac{F_{SYS}}{\text{Pre-scale} \times (65536 - (256 \times RH3 + RL3))}$
				1	Time1 TM1 CKCON[3] = 0	$\frac{1}{16} \times \frac{F_{SYS}}{12 \times (256 - TH1)}$
					Time1 TM1 CKCON[3] = 1	$\frac{1}{16} \times \frac{F_{SYS}}{(256 - TH1)}$
					Timer 3	$\frac{1}{16} \times \frac{F_{SYS}}{\text{Pre-scale} \times (65536 - (256 \times RH3 + RL3))}$
2	11	10	-	0	FSYS divided by 64	
				1	FSYS divided by 32	
3	11	11	-	0	Time 1 ^[1] TM1 CKCON[3] = 0	$\frac{1}{32} \times \frac{F_{SYS}}{12 \times (256 - TH1)}$
					Time 1 ^[1] TM1 CKCON[3] = 1	$\frac{1}{32} \times \frac{F_{SYS}}{(256 - TH1)}$
					Timer 3	$\frac{1}{32} \times \frac{F_{SYS}}{\text{Pre-scale} \times (65536 - (256 \times RH3 + RL3))}$
				1	Time1 ^[1] TM1 CKCON[3] = 0	$\frac{1}{16} \times \frac{F_{SYS}}{12 \times (256 - TH1)}$
					Time1 ^[1] TM1 CKCON[3] = 1	$\frac{1}{16} \times \frac{F_{SYS}}{(256 - TH1)}$
					Timer 3	$\frac{1}{16} \times \frac{F_{SYS}}{\text{Pre-scale} \times (65536 - (256 \times RH3 + RL3))}$
Note: Timer 1 should be configured as a timer in auto-reload mode (Mode 2).						

Table 6.8-1 Serial Port UART0 Mode / Baudrate Description

Mode	Frame Bits	SM0_1 / SM1_1 (S1CON[7:6])	SMOD_1 (T3CON[7])	Baud Rate	
0	8	00	-	FSYS divided by 12	
1	10	01	0	Timer 3	$\frac{1}{32} \times \frac{F_{SYS}}{\text{Pre-scale} \times (65536(256 \times RH3+RL3))}$
			1	Timer 3	$\frac{1}{16} \times \frac{F_{SYS}}{\text{Pre-scale} \times (65536(256 \times RH3+RL3))}$
2	11	10	0	FSYS divided by 64	
			1	FSYS divided by 32	
3	11	11	0	Timer 3	$\frac{1}{32} \times \frac{F_{SYS}}{\text{Pre-scale} \times (65536(256 \times RH3+RL3))}$
			1	Timer 3	$\frac{1}{16} \times \frac{F_{SYS}}{\text{Pre-scale} \times (65536(256 \times RH3+RL3))}$

Table 6.8-2 Serial Port UART1 Mode / baudrate Description

Sample code: we list the most popular UART setting Mode 1 initial step as following:

Serial port 0 (**UART0**) use **timer 1** as baudrate generator: Formula is $\frac{1}{16} \times \frac{F_{SYS}}{(256-TH1)}$

```
SCON = 0x50;           //UART0 Model1,REN=1,TI=1
TMOD |= 0x20;          //Timer1 set to Mode2 auto reload mode (must)
PCON |= 0x80;          //UART0 Double Rate Enable
CKCON |= 0x10;          //Timer 1 as clock source
T3CON &= 0xDF;          //Timer1 as UART0 clock source
TH1 = value;
TR1=1;
```

Serial port 0 (**UART0**) use **Timer 3** as baudrate generator: Formula is

$$\frac{1}{16} \times \frac{F_{SYS}}{\text{Pre-scale} \times (65536(256 \times RH3+RL3))}$$

```
SCON = 0x50;           //UART0 Model1,REN=1,TI=1
PCON |= 0x80;          //UART0 Double Rate Enable
T3CON &= 0xF8;          //((Prescale=1)
T3CON |= 0x20;          //UART0 baud rate clock source = Timer3
RH3 = value high byte
RL3 = value low byte
T3CON|= 0x08;          //Trigger Timer3
```

Serial port 1 (**UART1**) use Timer 3 as baudrate generator: Fomula is

$$\frac{1}{16} \times \frac{F_{SYS}}{\text{Pre-scale} \times (65536(256 \times RH3+RL3))}$$

```
SCON_1 = 0x52;          //UART1 Model1,REN_1=1,TI_1=1
T3CON = 0xF8;          //T3PS2=0,T3PS1=0,T3PS0=0(Prescale=1),
```

```

RH3 = value high byte
RL3 = value low byte
T3CON |= 0x08;

```

Following list some popular baudrate value base on different Fsys and the deviation value:

Fsys Value	Baud Rate	TH1 Value (Hex)	RH3,RL3 Value (Hex)	Baudrate Deviation
16MHz	4800	30	FF30	0.160256%
	9600	98	FF98	0.160256%
	19200	CC	FFCC	0.160256%
	38400	E6	FFE6	0.160256%
	57600	EF	FFEF	2.124183%
	115200	F7	FFF7	-3.549383%
	200000	FB	FFFFB	0.000000%
	250000	FC	FFFC	0.000000%
	333333	FD	FFFD	0.000100%
	500000	FE	FFFE	0.000000%
	1000000	FF	FFFF	0.000000%

6.8.2.3 Framing Error Detection

Framing error detection is provided for asynchronous modes. (Mode 1, 2, or 3.) The framing error occurs when a valid stop bit is not detected due to the bus noise or contention. The UART can detect a framing error and notify the software.

The framing error bit, FE, is located in SCON.7. This bit normally serves as SM0. While the framing error accessing enable bit SMOD0 (PCON.6) is set 1, it serves as FE flag. Actually, SM0 and FE locate in different registers.

The FE bit will be set 1 via hardware while a framing error occurs. FE can be checked in UART interrupt service routine if necessary. Note that SMOD0 should be 1 while reading or writing to FE. If FE is set, any following frames received without frame error will not clear the FE flag. The clearing has to be done via software.

6.8.2.4 Multiprocessor Communication

The N76S003 multiprocessor communication feature lets a master device send a multiple frame serial message to a slave device in a multi-slave configuration. It does this without interrupting other slave devices that may be on the same serial line. This feature can be used only in UART Mode 2 or 3. User can enable this function by setting SM2 (SCON.5) as logic 1 so that when a byte of frame is received, the serial interrupt will be generated only if the 9th bit is 1. (For Mode 2, the 9th bit is the stop bit.) When the SM2 bit is 1, serial data frames that are received with the 9th bit as 0 do not generate an interrupt. In this case, the 9th bit simply separates the slave address from the serial data.

When the master device wants to transmit a block of data to one of several slaves on a serial line, it first sends out an address byte to identify the target slave. Note that in this case, an address byte differs from a data byte. In an address byte, the 9th bit is 1 and in a data byte, it is 0. The address byte interrupts all slaves so that each slave can examine the received byte and see if it is addressed by its own slave address. The addressed slave then clears its SM2 bit and prepares to receive incoming data bytes. The SM2 bits of slaves that were not addressed remain set, and they continue operating normally while ignoring the incoming data bytes.

Follow the steps below to configure multiprocessor communications:

1. Set all devices (masters and slaves) to UART Mode 2 or 3.

2. Write the SM2 bit of all the slave devices to 1.

3. The master device's transmission protocol is:

First byte: the address, identifying the target slave device, (9th bit = 1).

Next bytes: data, (9th bit = 0).

4. When the target slave receives the first byte, all of the slaves are interrupted because the 9th data bit is 1. The targeted slave compares the address byte to its own address and then clears its SM2 bit to receiving incoming data. The other slaves continue operating normally.

5. After all data bytes have been received, set SM2 back to 1 to wait for next address.

SM2 has no effect in Mode 0, and in Mode 1 can be used to check the validity of the stop bit. For Mode 1 reception, if SM2 is 1, the receiving interrupt will not be issued unless a valid stop bit is received.

6.8.2.5 Automatic Address Recognition

The automatic address recognition is a feature, which enhances the multiprocessor communication feature by allowing the UART to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of software overhead by eliminating the need for the software to examine every serial address, which passes by the serial port. Only when the serial port recognizes its own address, the receiver sets RI bit to request an interrupt. The automatic address recognition feature is enabled when the multiprocessor communication feature is enabled, SM2 is set.

If desired, user may enable the automatic address recognition feature in Mode 1. In this configuration, the stop bit takes the place of the ninth data bit. RI is set only when the received command frame address matches the device's address and is terminated by a valid stop bit.

Using the automatic address recognition feature allows a master to selectively communicate with one or more slaves by invoking the "Given" slave address or addresses. All of the slaves may be contacted by using the "Broadcast" address. Two SFR are used to define the slave address, SADDR, and the slave address mask, SADEN. SADEN is used to define which bits in the SADDR are to be used and which bits are "don't care". The SADEN mask can be logically ANDed with the SADDR to create the "Given" address, which the master will use for addressing each of the slaves. Use of the "Given" address allows multiple slaves to be recognized while excluding others.

The following examples will help to show the versatility of this scheme.

Example 1, slave 0:

```
SADDR = 11000000b
SADEN = 11111101b
Given = 110000X0b
```

Example 2, slave 1:

```
SADDR = 11000000b
SADEN = 11111110b
Given = 1100000Xb
```

In the above example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires 0 in bit 0 and it ignores bit 1. Slave 1 requires 0 in bit 1 and bit 0 is ignored. A unique address for Slave 0 would be 1100 0010 since slave 1 requires 0 in bit 1. A unique address for slave 1 would be 11000001b since 1 in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address, which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 1100000b as their "Broadcast" address.

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

Example 1, slave 0:

```
SADDR = 11000000b
SADEN = 11111001b
Given = 11000XX0b
```

Example 2, slave 1:

```
SADDR = 11100000b
SADEN = 11111010b
Given = 11100X0Xb
```

Example 3, slave 2:

```
SADDR = 11000000b
SADEN = 11111100b
Given = 11000XXb
```

In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 11100110b. Slave 1 requires that bit 1 = 0 and it can be uniquely addressed by 11100101b. Slave 2 requires that bit 2 = 0 and its unique address is 11100011b. To select Slaves 0 and 1 and exclude Slave 2 use address 11100100b, since it is necessary to make bit 2 = 1 to exclude slave 2.

The “Broadcast” address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are treated as “don’t-cares”, e.g.:

```
SADDR      = 01010110b
SADEN     = 11111100b
Broadcast = 11111111Xb
```

The use of don’t-care bits provides flexibility in defining the Broadcast address, however in most applications, interpreting the “don’t-cares” as all ones, the broadcast address will be FFH.

On reset, SADDR and SADEN are initialized to 00H. This produces a “Given” address of all “don’t cares” as well as a “Broadcast” address of all XXXXXXXXb (all “don’t care” bits). This ensures that the serial port will reply to any address, and so that it is backwards compatible with the standard 80C51 microcontrollers that do not support automatic address recognition.

6.8.3 Register Description

SCON – Serial Port Control

Regiser	Address				Reset Value		
SCON	98H, all pages, Bit addressable				0000_0000b		
7	6	5	4	3	2	1	0
SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	Name	Description					
7	SM0/FE	Serial port mode select SMOD0 (PCON.6) = 0: See Table 6.8-1 Serial Port UART0 Mode / Baudrate Description for details. SMOD0 (PCON.6) = 1: SM0/FE bit is used as frame error (FE) status flag. It is cleared by software. 0 = Frame error (FE) did not occur. 1 = Frame error (FE) occurred and detected.					
6	SM1						
5	SM2	Multiprocessor communication mode enable The function of this bit is dependent on the serial port 0 mode. Mode 0: This bit select the baud rate between FSYS/12 and FSYS/2. 0 = The clock runs at FSYS/12 baud rate. It maintains standard 8051 compatibility. 1 = The clock runs at FSYS/2 baud rate for faster serial communication. Mode 1: This bit checks valid stop bit. 0 = Reception is always valid no matter the logic level of stop bit. 1 = Reception is valid only when the received stop bit is logic 1 and the received data matches "Given" or "Broadcast" address. Mode 2 or 3: For multiprocessor communication. 0 = Reception is always valid no matter the logic level of the 9th bit. 1 = Reception is valid only when the received 9th bit is logic 1 and the received data matches "Given" or "Broadcast" address.					
4	REN	Receiving enable 0 = Serial port 0 reception Disabled. 1 = Serial port 0 reception Enabled in Mode 1,2, or 3. In Mode 0, reception is initiated by the condition REN = 1 and RI = 0.					
3	TB8	9th transmitted bit This bit defines the state of the 9th transmission bit in serial port 0 Mode 2 or 3. It is not used in Mode 0 or 1.					
2	RB8	9th received bit The bit identifies the logic level of the 9th received bit in serial port 0 Mode 2 or 3. In Mode 1, RB8 is the logic level of the received stop bit. SM2 bit as logic 1 has restriction for exception. RB8 is not used in Mode 0.					
1	TI	Transmission interrupt flag This flag is set by hardware when a data frame has been transmitted by the serial port 0 after the 8th bit in Mode 0 or the last data bit in other modes. When the serial port 0 interrupt is enabled, setting this bit causes the CPU to execute the serial port 0 interrupt service routine. This bit should be cleared manually via software.					

Bit	Name	Description
0	RI	<p>Receiving interrupt flag</p> <p>This flag is set via hardware when a data frame has been received by the serial port 0 after the 8th bit in Mode 0 or after sampling the stop bit in Mode 1, 2, or 3. SM2 bit as logic 1 has restriction for exception. When the serial port 0 interrupt is enabled, setting this bit causes the CPU to execute to the serial port 0 interrupt service routine. This bit should be cleared manually via software.</p>

SCON_1 – Serial Port 1 Control

Regiser	Address	Reset Value
SCON_1	F8H, all page, bit addressable	0000_0000b

7	6	5	4	3	2	1	0
SM0_1/FE_1	SM1_1	SM2_1	REN_1	TB8_1	RB8_1	TI_1	RI_1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Description
7	SM0_1/FE_1	Serial port 1 mode select <u>SMOD0_1 (T3CON.6) = 0:</u> See Table 6.8-2 Serial Port UART1 Mode / baudrate Description for details. <u>SMOD0_1 (T3CON.6) = 1:</u> SM0_1/FE_1 bit is used as frame error (FE) status flag. It is cleared by software. 0 = Frame error (FE) did not occur. 1 = Frame error (FE) occurred and detected.
6	SM1_1	Multiprocessor communication mode enable The function of this bit is dependent on the serial port 1 mode. <u>Mode 0:</u> No effect. <u>Mode 1:</u> This bit checks valid stop bit. 0 = Reception is always valid no matter the logic level of stop bit. 1 = Reception is valid only when the received stop bit is logic 1 and the received data matches "Given" or "Broadcast" address. <u>Mode 2 or 3:</u> For multiprocessor communication. 0 = Reception is always valid no matter the logic level of the 9 th bit. 1 = Reception is valid only when the received 9th bit is logic 1 and the received data matches "Given" or "Broadcast" address.
5	SM2_1	Receiving enable 0 = Serial port 1 reception Disabled. 1 = Serial port 1 reception Enabled in Mode 1,2, or 3. In Mode 0, reception is initiated by the condition REN_1 = 1 and RI_1 = 0.
4	REN_1	9 th transmitted bit This bit defines the state of the 9 th transmission bit in serial port 1 Mode 2 or 3. It is not used in Mode 0 or 1.
3	TB8_1	9 th received bit The bit identifies the logic level of the 9 th received bit in serial port 1 Mode 2 or 3. In Mode 1, RB8_1 is the logic level of the received stop bit. SM2_1 bit as logic 1 has restriction for exception. RB8_1 is not used in Mode 0.
2	RB8_1	

Bit	Name	Description
1	TI_1	Transmission interrupt flag This flag is set by hardware when a data frame has been transmitted by the serial port 1 after the 8 th bit in Mode 0 or the last data bit in other modes. When the serial port 1 interrupt is enabled, setting this bit causes the CPU to execute the serial port 1 interrupt service routine. This bit must be cleared manually via software.
0	RI_1	Receiving interrupt flag This flag is set via hardware when a data frame has been received by the serial port 1 after the 8 th bit in Mode 0 or after sampling the stop bit in Mode 1, 2, or 3. SM2_1 bit as logic 1 has restriction for exception. When the serial port 1 interrupt is enabled, setting this bit causes the CPU to execute to the serial port 1 interrupt service routine. This bit must be cleared manually via software.

PCON – Power Control

Regiser	Address	Reset Value
PCON	87H, all pages	POR, 0001_0000b Others,000U_0000b

7	6	5	4	3	2	1	0
SMOD	SMOD0	LPR	POF	GF1	GF0	PD	IDL
R/W	R/W	RW	R/W	R/W	R/W	R/W	R/W

Bit	Name	Description
7	SMOD	Serial Port 0 Double Baud Rate Enable Setting this bit doubles the serial port baud rate when UART0 is in Mode 2 or when Timer 1 overflow is used as the baud rate source of UART0 Mode 1 or 3. See Table 6.8-1 Serial Port UART0 Mode / Baudrate Description for details.
6	SMOD0	Serial Port 0 Framing Error Flag Access Enable 0 = SCON.7 accesses to SM0 bit. 1 = SCON.7 accesses to FE bit.

T3CON – Timer 3 Control

Regiser	Address	Reset Value
T3CON	C4H, Page 0	0000_0000b

7	6	5	4	3	2	1	0
SMOD_1	SMOD0_1	BRCK	TF3	TR3	T3PS[2:0]		
R/W	R/W	R/W	R/W	R/W	R/W		

Bit	Name	Description
7	SMOD_1	Serial Port 1 Double Baud Rate Enable Setting this bit doubles the serial port baud rate when UART1 is in Mode 2. See Table 6.8-1 Serial Port UART0 Mode / Baudrate Description for details.
6	SMOD0_1	Serial Port 1 Framing Error Access Enable 0 = S1CON.7 accesses to SM0_1 bit. 1 = S1CON.7 accesses to FE_1 bit.

SBUF – Serial Port 0 Data Buffer

Regiser	Address	Reset Value
SBUF	99H, all pages	0000_0000b

7	6	5	4	3	2	1	0
SBUF[7:0]							
R/W							

Bit	Name	Description
7:0	SBUF[7:0]	Serial Port 0 Data Buffer This byte actually consists two separate registers. One is the receiving register, and the other is the transmitting buffer. When data is moved to SBUF, it goes to the transmitting buffer and is shifted for serial transmission. When data is moved from SBUF, it comes from the receiving register. The transmission is initiated through giving data to SBUF.

SBUF_1 – Serial Port 1 Data Buffer

Regiser	Address	Reset Value
SBUF_1	9AH, all pages	0000_0000b

7	6	5	4	3	2	1	0
SBUF1[7:0]							
R/W							

Bit	Name	Description
7:0	SBUF1[7:0]	Serial Port 1 Data Buffer This byte actually consists two separate registers. One is the receiving register, and the other is the transmitting buffer. When data is moved to SBUF1, it goes to the transmitting buffer and is shifted for serial transmission. When data is moved from SBUF1, it comes from the receiving register. The transmission is initiated through giving data to SBUF1.

IE – Interrupt Enable (Bit-addressable)

Regiser		Address			Reset Value		
IE		A8H, all pages, bit addressable			0000_0000b		
7	6	5	4	3	2	1	0
EA	EADC	EBOD	ES	ET1	EX1	ET0	EX0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Description
4	ES	Enable Serial Port 0 Interrupt 0 = Serial port 0 interrupt Disabled. 1 = Interrupt generated by TI (SCON.1) or RI (SCON.0) Enabled.

EIE1 – Extensive Interrupt Enable 1

Regiser		Address			Reset Value		
EIE1		9CH, all pages			0000_0000b		
7	6	5	4	3	2	1	0
EFB1	EPWM1	EI2C1	ESPI1	EHFI	EWKT	ET3	ES1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Description
0	ES1	Enable Serial Port 1 Interrupt 0 = Serial port 1 interrupt Disabled. 1 = Serial port 1Interrupt Enable. When interrupt generated TI_1 (S1CON.1) or RI_1 (S1CON.0) set 1.

SADDR – Slave 0 Address

Regiser	Address	Reset Value
SADDR	A9H, all pages	0000_0000b

7	6	5	4	3	2	1	0
SADDR[7:0]							
R/W							

Bit	Name	Description
7:0	SADDR[7:0]	Slave 0 Address This byte specifies the microcontroller's own slave address for UATR0 multi-processor communication.

SADEN – Slave 0 Address Mask

Regiser	Address	Reset Value
SADEN	B9H, all pages	0000_0000 b

7	6	5	4	3	2	1	0
SADEN[7:0]							
R/W							

Bit	Name	Description
7:0	SADEN[7:0]	Slave 0 Address Mask This byte is a mask byte of UATR0 that contains “don’t-care” bits (defined by zeros) to form the device’s “Given” address. The don’t-care bits provide the flexibility to address one or more slaves at a time.

SADDR1 – Slave 1 Address

Regiser	Address	Reset Value
SADDR_1	BBH, all pages	0000_0000 b

7	6	5	4	3	2	1	0
SADDR1[7:0]							
R/W							

Bit	Name	Description
7:0	SADDR1[7:0]	Slave 1 Address This byte specifies the microcontroller's own slave address for UART1 multi-processor communication.

SADEN1 – Slave 1 Address Mask

Register	Address	Reset Value
SADEN_1	BAH, all pages	0000_0000 b

7	6	5	4	3	2	1	0
SADEN1[7:0]							
R/W							

Bit	Name	Description
7:0	SADEN1[7:0]	Slave 1 Address Mask This byte is a mask byte of UART1 that contains “don’t-care” bits (defined by zeros) to form the device’s “Given” address. The don’t-care bits provide the flexibility to address one or more slaves at a time.

AUXR1 – Auxiliary Register 1

Regiser	Address	Reset Value
AUXR1	A2H, all pages	POR 0000_0000b, Software 1U00_0000b nRESET pin U100_0000b Others UUU0_0000b

7	6	5	4	3	2	1	0
SWRF	RSTPINF	HardF	-	GF2	UART0PX	0	DPS
R/W	R/W	R/W	-	R/W	R/W	R	R/W

Bit	Name	Description
2	UART0PX	<p>Serial Port 0 Pin Exchange</p> <p>0 = Assign RXD to P0.7 and TXD to P0.6 by default.</p> <p>1 = Exchange RXD to P0.6 and TXD to P0.7.</p> <p>Note that TXD and RXD will exchange immediately once setting or clearing this bit. User should take care of not exchanging pins during transmission or receiving. Or it may cause unpredictable situation and no warning alarms.</p>

6.9 Serial Peripheral Interface (SPI)

6.9.1 Overview

The N76S003 provides two Serial Peripheral Interface (SPI) block to support high-speed serial communication. SPI is a full-duplex, high-speed, synchronous communication bus between microcontrollers or other peripheral devices such as serial EEPROM, LCD driver, or D/A converter. It provides either Master or Slave mode, high-speed rate up to $F_{SYS}/4$, transfer complete and write collision flag. For a multi-master system, SPI supports Master Mode Fault to protect a multi-master conflict.

6.9.2 Block Diagram




Figure 6.9-1 SPI Block Diagram

Figure 6.9-1 SPI Block Diagram shows SPI block diagram. It provides an overview of SPI architecture in this device. The main blocks of SPI are the SPI control register logic, SPI status logic, clock rate control logic, and pin control logic. For a serial data transfer or receiving, The SPI block exists a write data buffer, a shift out register and a read data buffer. It is double buffered in the receiving and transmit directions. Transmit data can be written to the shifter until when the previous transfer is not complete. Receiving logic consists of parallel read data buffer so the shift register is free to accept a second data, as the first received data will be transferred to the read data buffer.

6.9.3 Functional Description

The four pins of SPI interface are Master-In/Slave-Out (MISO), Master-Out/Slave-In (MOSI), Shift Clock

(SPCLK), and Slave Select (\overline{SS}). The MOSI pin is used to transfer a 8-bit data in series from the Master to the Slave. Therefore, MOSI is an output pin for Master device and an input for Slave. Respectively, the MISO is used to receive a serial data from the Slave to the Master.

The SPCLK pin is the clock output in Master mode, but is the clock input in Slave mode. The shift clock is used to synchronize the data movement both in and out of the devices through their MOSI and MISO pins. The shift clock is driven by the Master mode device for eight clock cycles. Eight clocks exchange one byte data on the serial lines. For the shift clock is always produced out of the Master device, the system should never exist more than one device in Master mode for avoiding device conflict.

Each Slave peripheral is selected by one Slave Select pin (\overline{SS}). The signal should stay low for any Slave access. When \overline{SS} is driven high, the Slave device will be inactivated. If the system is multi-slave, there should be only one Slave device selected at the same time. In the Master mode MCU, the \overline{SS} pin does not function and it can be configured as a general purpose I/O. However, \overline{SS} can be used as Master Mode Fault detection (see chapter 6.9.3.5 Mode Fault Detection) via software setting if multi-master environment exists. The N76S003 also provides auto-activating function to toggle \overline{SS} between each byte-transfer.




Figure 6.9-2 SPI Multi-Master, Multi-Slave Interconnection

Figure 6.9-2 SPI Multi-Master, Multi-Slave Interconnection shows a typical interconnection of SPI devices. The bus generally connects devices together through three signal wires, MOSI to MOSI, MISO to MISO, and SPCLK to SPCLK. The Master devices select the individual Slave devices by using four pins of a parallel port to control the four \overline{SS} pins. MCU1 and MCU2 play either Master or Slave mode. The \overline{SS} should be configured as Master Mode Fault detection to avoid multi-master conflict.




Figure 6.9-3 SPI Single-Master, Single-Slave Interconnection

Figure 6.9-3 SPI Single-Master, Single-Slave Interconnection shows the simplest SPI system interconnection, single-master and signal-slave. During a transfer, the Master shifts data out to the Slave via MOSI line. While simultaneously, the Master shifts data in from the Slave via MISO line. The two shift registers in the Master MCU and the Slave MCU can be considered as one 16-bit circular shift register. Therefore, while a transfer data pushed from Master into Slave, the data in Slave will also be pulled in Master device respectively. The transfer effectively exchanges the data, which was in the SPI shift registers of the two MCUs.

By default, SPI data is transferred MSB first. If the LSBFE (SPCR.5) is set, SPI data shifts LSB first. This bit does not affect the position of the MSB and LSB in the data register. Note that all the following description and figures are under the condition of LSBFE logic 0. MSB is transmitted and received first.

There are three SPI registers to support its operations, including SPI control register (SPCR), SPI status register (SPSR), and SPI data register (SPDR). These registers provide control, status, data storage functions, and clock rate selection. The following registers relate to SPI function.

DISMODF	SSOE	Master Mode (MSTR = 1)	Slave Mode (MSTR = 0)
0	X	\overline{SS} input for Mode Fault	
1	0	General purpose I/O	\overline{SS} Input for Slave select
1	1	Automatic \overline{SS} output	

Table 6.9-1 Slave Select Pin Configurations

6.9.3.1 Operating Modes

Master Mode

The SPI can operate in Master mode while MSTR (SPInCR.4) is set as 1. Only one Master SPI device can initiate transmissions. A transmission always begins by Master through writing to SPInDR. The byte written to SPInDR begins shifting out on MOSI pin under the control of SPCLK. Simultaneously, another byte shifts in from the Slave on the MISO pin. After 8-bit data transfer complete, SPIF (SPInSR.7) will automatically set via hardware to indicate one byte data transfer complete. At the same time, the data received from the Slave is also transferred in SPInDR. User can clear SPIF and read data out of SPInDR.

Slave Mode

When MSTR is 0, the SPI operates in Slave mode. The SPCLK pin becomes input and it will be clocked by another Master SPI device. The \overline{SS} pin also becomes input. The Master device cannot exchange data with the Slave device until the \overline{SS} pin of the Slave device is externally pulled low. Before data transmissions occurs, the \overline{SS} of the Slave device should be pulled and remain low until the transmission is complete. If \overline{SS} goes high, the SPI is forced into idle state. If the \overline{SS} is forced to high at the middle of transmission, the transmission will be aborted and the rest bits of the receiving shifter buffer will be high and goes into idle state.

In Slave mode, data flows from the Master to the Slave on MOSI pin and flows from the Slave to the Master on MISO pin. The data enters the shift register under the control of the SPCLK from the Master device. After one byte is received in the shift register, it is immediately moved into the read data buffer and the SPIF bit is set. A read of the SPInDR is actually a read of the read data buffer. To prevent an overrun and the loss of the byte that caused by the overrun, the Slave should read SPInDR out and the first SPIF should be cleared before a second transfer of data from the Master device comes in the read data buffer.

6.9.3.2 SPI Master Clock Configuration

These two bits select four grades of SPI clock divider. The clock rates below are illustrated under $F_{SYS} = 16$ condition. SPR[1:0] are valid only under Master mode (MSTR = 1). If under Slave mode, the clock will automatically synchronize with the external clock on SPICLK pin from Master device up to $F_{SYS}/4$ communication speed. Following is the SPI clock rate define table

$F_{SYS} = 16$ MHz			
SPR[1] SPCR.1	SPR[0] SPCR.0	Divider	SPI clock rate
0	0	2	8M bit/s
0	1	4	4M bit/s
1	0	8	2M bit/s
1	1	16	1M bit/s

Table 6.9-2 SPI Master Clock Rate Define Table

SPIS[1:0] (SPI0CR1 [1:0]) provides a configurable suspend interval, 0.5 ~ 2.5 SPI clock periods, between two successive transaction words in Master mode. The definition of the suspend interval is the interval between the last clock edge of the preceding transaction word and the first clock edge of the following transaction word. Following shows the suspend interval select define.

CPHA SPInCR0.2	SPIS[1] SPInCR1.1	SPIS[0] SPInCR1.0	SPI clock
0	0	0	0.0
0	0	1	0.5
0	1	0	1.5
0	1	1	2.0
1	0	0	0.0
1	0	1	1.0
1	1	0	2.0
1	1	1	2.5

Table 6.9-3 SPI Clock Suspend Interval Select

6.9.3.3 Clock Formats and Data Transfer

To accommodate a wide variety of synchronous serial peripherals, the SPI has a clock polarity bit CPOL (SPInCR.3) and a clock phase bit CPHA (SPInCR.2). Figure 6.9-4 SPI Clock Formats shows that CPOL and CPHA compose four different clock formats. The CPOL bit denotes the SPCLK line level in its idle state. The CPHA bit defines the edge on which the MOSI and MISO lines are sampled. The CPOL and CPHA should be identical for the Master and Slave devices on the same system. To Communicate in different data formats with one another will result undetermined result.




Figure 6.9-4 SPI Clock Formats

In SPI, a Master device always initiates the transfer. If SPI is selected as Master mode (MSTR = 1) and enabled (SPIEN = 1), writing to the SPI data register (SPInDR) by the Master device starts the SPI clock and data transfer. After shifting one byte out and receiving one byte in, the SPI clock stops and SPIF (SPInSR.7) is set in both Master and Slave. If SPI interrupt enable bit is set 1 and global interrupt is enabled (EA = 1), the interrupt service routine (ISR) of SPI will be executed.

Concerning the Slave mode, the \overline{SS} signal needs to be taken care. As shown in Figure 6.9-4 SPI Clock Formats, when CPHA = 0, the first SPCLK edge is the sampling strobe of MSB (for an example of LSBFE = 0, MSB first). Therefore, the Slave should shift its MSB data before the first SPCLK edge. The falling edge of \overline{SS} is used for preparing the MSB on MISO line. The \overline{SS} pin therefore should toggle high and then low between each successive serial byte. Furthermore, if the slave writes data to the SPI data register (SPInDR) while \overline{SS} is low, a write collision error occurs.

When CPHA = 1, the sampling edge thus locates on the second edge of SPCLK clock. The Slave uses the first SPCLK clock to shift MSB out rather than the \overline{SS} falling edge. Therefore, the \overline{SS} line can remain low between successive transfers. This format may be preferred in systems having single fixed Master and single fixed Slave. The \overline{SS} line of the unique Slave device can be tied to GND as long as only CPHA = 1 clock mode is used.

Note: The SPI should be configured before it is enabled (SPIEN = 1), or a change of LSBFE, MSTR, CPOL, CPHA and SPR[1:0] will abort a transmission in progress and force the SPI system into idle state. Prior to any configuration bit changed, SPIEN must be disabled first.




Figure 6.9-5 SPI Clock and Data Format with CPHA = 0




Figure 6.9-6 SPI Clock and Data Format with CPHA = 1

6.9.3.4 Slave Select Pin Configuration

The N76S003 SPI gives a flexible \overline{SS} pin feature for different system requirements. When the SPI operates as a Slave, \overline{SS} pin always rules as Slave select input. When the Master mode is enabled, \overline{SS} has three different functions according to DISMODF (SPInSR.3) and SSOE (SPInCR.7). By default, DISMODF is 0. It means that the Mode Fault detection activates. \overline{SS} is configured as a input pin to check if the Mode Fault appears. On the contrary, if DISMODF is 1, Mode Fault is inactivated and the SSOE bit takes over to control the function of the \overline{SS} pin. While SSOE is 1, it means the Slave select signal will generate automatically to select a Slave device. The \overline{SS} as output pin of the Master usually connects with the \overline{SS} input pin of the Slave device. The \overline{SS} output automatically goes low for each transmission when selecting external Slave device and goes high during each idle state to de-select the Slave device. While SSOE is 0 and DISMODF is 1, \overline{SS} is no more used by the SPI and reverts to be a general purpose I/O pin.

DISMODF	SSOE	Master Mode (MSTR = 1)	Slave Mode (MSTR = 0)
0	X	\overline{SS} input for Mode Fault	
1	0	General purpose I/O	\overline{SS} Input for Slave select
1	1	Automatic \overline{SS} output	

Table 6.9-4 Slave Select Pin Configurations

6.9.3.5 Mode Fault Detection


The Mode Fault detection is useful in a system where more than one SPI devices might become Masters at the same time. It may induce data contention. When the SPI device is configured as a Master and the \overline{SS} input line is configured for Mode Fault input depending on Table 6.9-1 Slave Select Pin Configurations, a Mode Fault error occurs once the \overline{SS} is pulled low by others. It indicates that some other SPI device is trying to address this Master as if it is a Slave. Instantly the MSTR and SPIEN control bits in the SPInCR are cleared via hardware to disable SPI, Mode Fault flag MODF (SPInSR.4) is set and an interrupt is generated if ESPI and EA are enabled.

6.9.3.6 Write Collision Error

The SPI is signal buffered in the transfer direction and double buffered in the receiving and transmit direction. New data for transmission cannot be written to the shift register until the previous transaction is complete. Write collision occurs while SPInDR be written more than once while a transfer was in progress. SPInDR is double buffered in the transmit direction. Any writing to SPInDR cause data to be written directly into the SPI shift register. Once a write collision error is generated, WCOL (SPInSR.6) will be set as 1 via hardware to indicate a write collision. In this case, the current transferring data continues its transmission. However the new data that caused the collision will be lost. Although the SPI logic can detect write collisions in both Master and Slave modes, a write collision is normally a Slave error because a Slave has no indicator when a Master initiates a transfer. During the receiving of Slave, a write to SPInDR causes a write collision in Slave mode. WCOL flag needs to be cleared via software.

6.9.3.7 Overrun Error

For receiving data, the SPI is double buffered in the receiving direction. The received data is transferred into a parallel read data buffer so the shifter is free to accept a second serial byte. However, the received data should be read from SPInDR before the next data has been completely shifted in. As long as the first byte is read out of the read data buffer and SPIF is cleared before the next byte is ready to be transferred, no overrun error condition occurs. Otherwise the overrun error occurs. In this condition, the second byte data will not be successfully received into the read data register and the previous data will remains. If overrun occur, SPIOVF (SPInSR.5) will be set via hardware. An SPIOVF setting will also require an interrupt if enabled. [Figure 6.9-7 SPI Overrun Waveform](#) shows the relationship between the data receiving and the overrun error.



6.9.3.8 SPI Interrupt

Three SPI status flags, SPIF, MODF, and SPIOVF, can generate an SPI event interrupt requests. All of them locate in SPIInSR. SPIF will be set after completion of data transfer with external device or a new data have been received and copied to SPIInDR. MODF becomes set to indicate a low level on SS causing the Mode Fault state. SPIOVF denotes a receiving overrun error. If SPI interrupt mask is enabled via setting ESPI and EA is 1, CPU will executes the SPI interrupt service routine once any of these three flags is set. User needs to check flags to determine what event caused the interrupt. These three flags are software cleared.




Figure 6.9-8 SPI Interrupt Request

6.9.4 Register Description

SPCR – Serial Peripheral Control Register

Regiser	Address		Reset Value	
SPCR	F3H, page 0		0000_0000b	

7	6	5	4	3	2	1	0
SSOE	SPIEN	LSBFE	MSTR	CPOL	CPHA	SPR1	SPR0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Description																				
7	SOE	<p>Slave Select Output Enable</p> <p>This bit is used in combination with the DISMODF (SPSR.3) bit to determine the feature of \overline{SS} pin as shown in Table 6.9-1 Slave Select Pin Configurations. This bit takes effect only under MSTR = 1 and DISMODF = 1 condition.</p> <p>0 = \overline{SS}. functions as a general purpose I/O pin.</p> <p>1 = \overline{SS}. automatically goes low for each transmission when selecting external Slave device and goes high during each idle state to de-select the Slave device.</p>																				
6	PIEN	<p>SPI Enable</p> <p>0 = SPI function Disabled.</p> <p>1 = SPI function Enabled.</p>																				
5	LSBFE	<p>LSB First Enable</p> <p>0 = The SPI data is transferred MSB first.</p> <p>1 = The SPI data is transferred LSB first.</p>																				
4	STR	<p>Master Mode Enable</p> <p>This bit switches the SPI operating between Master and Slave modes.</p> <p>0 = The SPI is configured as Slave mode.</p> <p>1 = The SPI is configured as Master mode.</p>																				
3	OL	<p>SPI Clock Polarity Select</p> <p>CPOL bit determines the idle state level of the SPI clock. See Figure 6.9-4 SPI Clock Formats.</p> <p>0 = The SPI clock is low in idle state.</p> <p>1 = The SPI clock is high in idle state.</p>																				
2	CPHA	<p>SPI Clock Phase Select</p> <p>CPHA bit determines the data sampling edge of the SPI clock. See Figure 6.9-4 SPI Clock Formats.</p> <p>0 = The data is sampled on the first edge of the SPI clock.</p> <p>1 = The data is sampled on the second edge of the SPI clock.</p>																				
1:0	SPR[1:0]	<p>SPI Clock Rate Select</p> <p>These two bits select four grades of SPI clock divider. The clock rates below are illustrated under $F_{SYS} = 16$ MHz condition.</p> <p>$F_{SYS} = 16$MHz.</p> <table border="1"> <thead> <tr> <th>SPR1</th> <th>SPR0</th> <th>Divider</th> <th>SPI clock rate</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>2</td> <td>8M bit/s</td> </tr> <tr> <td>0</td> <td>1</td> <td>4</td> <td>4M bit/s</td> </tr> <tr> <td>1</td> <td>0</td> <td>8</td> <td>WM bit/s</td> </tr> <tr> <td>1</td> <td>1</td> <td>16</td> <td>1 M bit/s</td> </tr> </tbody> </table> <p>SPR[1:0] are valid only under Master mode (MSTR = 1). If under Slave mode, the clock will automatically synchronize with the external clock on SPICLK pin from Master device up to $F_{SYS}/2$ communication speed.</p>	SPR1	SPR0	Divider	SPI clock rate	0	0	2	8M bit/s	0	1	4	4M bit/s	1	0	8	WM bit/s	1	1	16	1 M bit/s
SPR1	SPR0	Divider	SPI clock rate																			
0	0	2	8M bit/s																			
0	1	4	4M bit/s																			
1	0	8	WM bit/s																			
1	1	16	1 M bit/s																			

SPCR2 – Serial Peripheral Control Register 2

Register	Address	Reset Value
SPCR2	F3H, page 1	0000_0000b

7	6	5	4	3	2	1	0
-	-	-	-	-	-	SPIS1	SPIS0
-	-	-	-	-	-	R/W	R/W

Bit	Name	Description																																				
7:2	-	Reserved																																				
1:0	SPIS[1:0]	<p>SPI Interval Time Selection Between Adjacent Bytes</p> <p>SPIS[1:0] and CPHA select eight grades of SPI interval time selection between adjacent bytes. As below table:</p> <table> <thead> <tr> <th>CPHA</th> <th>SPIS1</th> <th>SPIS0</th> <th>SPI clock</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0.5</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>1.0</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>1.5</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>2.0</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>1.0</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>1.5</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>2.0</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>2.5</td> </tr> </tbody> </table> <p>SPIS[1:0] are valid only under Master mode (MSTR = 1).</p>	CPHA	SPIS1	SPIS0	SPI clock	0	0	0	0.5	0	0	1	1.0	0	1	0	1.5	0	1	1	2.0	1	0	0	1.0	1	0	1	1.5	1	1	0	2.0	1	1	1	2.5
CPHA	SPIS1	SPIS0	SPI clock																																			
0	0	0	0.5																																			
0	0	1	1.0																																			
0	1	0	1.5																																			
0	1	1	2.0																																			
1	0	0	1.0																																			
1	0	1	1.5																																			
1	1	0	2.0																																			
1	1	1	2.5																																			

SPSR – Serial Peripheral Status Register

Regiser	Address		Reset Value		
SPSR	F4H, all page		0000_0000b		

7	6	5	4	3	2	1	0
SPIF	WCOL	SPIOVF	MODF	DISMODF	TXBUF	-	-
R/W	R/W	R/W	R/W	R/W	R	-	-

Bit	Name	Description
7	SPIF	SPI Complete Flag This bit is set to logic 1 via hardware while an SPI data transfer is complete or an receiving data has been moved into the SPI read buffer. If ESPI (EIE .0) and EA are enabled, an SPI interrupt will be required. This bit should be cleared via software. Attempting to write to SPDR is inhibited if SPIF is set.
6	WCOL	Write Collision Error Flag This bit indicates a write collision event. Once a write collision event occurs, this bit will be set. It should be cleared via software.
5	SPIOVF	SPI Overrun Error Flag This bit indicates an overrun event. Once an overrun event occurs, this bit will be set. If ESPI and EA are enabled, an SPI interrupt will be required. This bit should be cleared via software.
4	MODF	Mode Fault Error Flag This bit indicates a Mode Fault error event. If <u>SS</u> pin is configured as Mode Fault input (MSTR = 1 and DISMODF = 0) and <u>SS</u> is pulled low by external devices, a Mode Fault error occurs. Instantly MODF will be set as logic 1. If ESPI and EA are enabled, an SPI interrupt will be required. This bit should be cleared via software.
3	DISMODF	Disable Mode Fault Error Detection This bit is used in combination with the SSOE (SPCR.7) bit to determine the feature of <u>SS</u> pin as shown in Table 6.9-1 Slave Select Pin Configurations . DISMODF is valid only in Master mode (MSTR = 1). 0 = Mode Fault detection Enabled. <u>SS</u> serves as input pin for Mode Fault detection disregard of SSOE. 1 = Mode Fault detection Disabled. The feature of <u>SS</u> follows SSOE bit.
2	TXBUF	SPI Writer Data Buffer Status This bit indicates the SPI transmit buffer status. 0 = SPI writer data buffer is empty. 1 = SPI writer data buffer is full.

SPDR – Serial Peripheral Data Register

Regiser	Address	Reset Value
SPDR	F5H, all page	0000_0000b

7	6	5	4	3	2	1	0
SPDR[7:0]							
R/W							

Bit	Name	Description
7:0	SPDR[7:0]	Serial Peripheral Data This byte is used for transmitting or receiving data on SPI bus. A write of this byte is a write to the shift register. A read of this byte is actually a read of the read data buffer. In Master mode, a write to this register initiates transmission and reception of a byte simultaneously.

6.10 Inter-Integrated Circuit (I^2C)

6.10.1 Overview

The N76S003 provides two Inter-Integrated Circuit (I^2C) bus to serve as an serial interface between the microcontrollers and the I^2C devices such as EEPROM, LCD module, temperature sensor, and so on. The I^2C bus used two wires design (a serial data line I_{C0}_SDA and a serial clock line I_{C0}_SCL) to transfer information between devices.

The I^2C bus uses bi-directional data transfer between masters and slaves. There is no central master and the multi-master system is allowed by arbitration between simultaneously transmitting masters. The serial clock synchronization allows devices with different bit rates to communicate via one serial bus. The I^2C bus supports four transfer modes including master transmitter, master receiver, slave receiver, and slave transmitter. The I^2C interface only supports 7-bit addressing mode. A special mode General Call is also available. The I^2C can meet both standard (up to 100kbps) and fast (up to 400k bps) speeds.

6.10.2 Functional Description

For a bi-directional transfer operation, the I_{C0}_SDA and I_{C0}_SCL pins should be open-drain pads. This implements a wired-AND function, which is essential to the operation of the interface. A low level on a I^2C bus line is generated when one or more I^2C devices output a "0". A high level is generated when all I^2C devices output "1", allowing the pull-up resistors to pull the line high. In N76S003, user should set output latches of I_{C0}_SCL and I_{C0}_SDA. As logic 1 before enabling the I^2C function by setting I2CEN.





Figure 6.10-1 I^2C Bus Interconnection

The I^2C is considered free when both lines are high. Meanwhile, any device, which can operate as a master can occupy the bus and generate one transfer after generating a START condition. The bus now is considered busy before the transfer ends by sending a STOP condition. The master generates all of the serial clock pulses and the START and STOP condition. However if there is no START condition on the bus, all devices serve as not addressed slave. The hardware looks for its own slave address or a General Call address. (The General Call address detection may be enabled or disabled by GC (I2CnADDRx.0).) If the matched address is received, an interrupt is requested.

Every transaction on the I^2C bus is 9 bits long, consisting of 8 data bits (MSB first) and a single acknowledge bit. The number of bytes per transfer (defined as the time between a valid START and STOP condition) is unrestricted but each byte has to be followed by an acknowledge bit. The master device generates 8 clock pulse to send the 8-bit data. After the 8th falling edge of the I_{C0}_SCL line, the device outputting data on the I_{C0}_SDA changes that pin to an input and reads in an acknowledge value on the 9th clock pulse. After 9th clock pulse, the data receiving device can hold I_{C0}_SCL line stretched low if next receiving is not prepared ready. It forces the next byte transaction suspended. The data transaction continues when the receiver releases the I_{C0}_SCL line.

Figure 6.10-2 I²C Bus Protocol

6.10.2.1 START and STOP Condition

The protocol of the I²C bus defines two states to begin and end a transfer, START (S) and STOP (P) conditions. A START condition is defined as a high-to-low transition on the I2C0_SDA line while I2C0_SCL line is high. The STOP condition is defined as a low-to-high transition on the I2C0_SDA line while I2C0_SCL line is high. A START or a STOP condition is always generated by the master and I²C bus is considered busy after a START condition and free after a STOP condition. After issuing the STOP condition successful, the original master device will release the control authority and turn back as a not addressed slave. Consequently, the original addressed slave will become a not addressed slave. The I²C bus is free and listens to next START condition of next transfer.

A data transfer is always terminated by a STOP condition generated by the master. However, if a master still wishes to communicate on the bus, it can generate a repeated START (Sr) condition and address the previous or another slave without first generating a STOP condition. Various combinations of read/write formats are then possible within such a transfer.




Figure 6.10-3 START, Repeated START, and STOP Conditions

6.10.2.2 7-Bit Address with Data Format

Following the START condition is generated, one byte of special data should be transmitted by the master. It includes a 7-bit long slave address (SLA) following by an 8th bit, which is a data direction bit (R/W), to address the target slave device and determine the direction of data flow. If R/W bit is 0, it indicates that the master will write information to a selected slave. Also, if R/W bit is 1, it indicates that the master will read information from the addressed slave. An address packet consisting of a slave address and a read (R) or a write (W) bit is called SLA+R or SLA+W, respectively. A transmission basically consists of a START condition, a SLA+W/R, one or more data packets and a STOP condition. After the specified slave is addressed by SLA+W/R, the second and following 8-bit data bytes issue by the master or the slave devices according to the R/W bit configuration.

Figure 6.10-4 shows a master transmits data to slave by 7-bit. A master addresses a slave with a 7-bit address and 1-bit write index to denote that the master wants to transmit data to the slave. The master keeps transmitting data after the slave returns acknowledge to the master.




Figure 6.10-4 Master Transmits Data to Slave by 7-bit

Figure 6.10-5 shows a master read data from slave by 7-bit. A master addresses a slave with a 7-bit address and 1-bit read index to denote that the master wants to read data from the slave. The slave will start transmitting data after the slave returns acknowledge to the master.





Figure 6.10-5 Master Reads Data from Slave by 7-bit

There is an exception called “General Call” address, which can address all devices by giving the first byte of data all 0. A General Call is used when a master wishes to transmit the same message to several slaves in the system. When this address is used, other devices may respond with an acknowledge or ignore it according to individual software configuration. If a device response the General Call, it operates as like in the slave-receiver mode. Note that the address 0x00 is reserved for General Call and cannot be used as a slave address, therefore, in theory, a 7-bit addressing I²C bus accepts 127 devices with their slave addresses 1 to 127.

Figure 6.10-6 Data Format of One I²C Transfer

During the data transaction period, the data on the I2C0_SDA line should be stable during the high period of the clock, and the data line can only change when I2C0_SCL is low.

6.10.2.3 Acknowledge

The 9th I2C0_SCL pulse for any transferred byte is dedicated as an Acknowledge (ACK). It allows receiving devices (which can be the master or slave) to respond back to the transmitter (which also can be the master or slave) by pulling the I2C0_SDA line low. The acknowledge-related clock pulse is generated by the master. The transmitter should release control of I2C0_SDA line during the acknowledge clock pulse. The ACK is an active-low signal, pulling the I2C0_SDA line low during the clock pulse high duty, indicates to the transmitter that the device has received the transmitted data. Commonly, a receiver, which has been addressed is requested to generate an ACK after each byte has been received. When a slave receiver does not acknowledge (NACK) the slave address, the I2C0_SDA line should be left high by the slave so that the master can generate a STOP or a repeated START condition.

If a slave-receiver does acknowledge the slave address, it switches itself to not addressed slave mode and cannot receive any more data bytes. This slave leaves the I₂C0_SDA line high. The master should generate a STOP or a repeated START condition.

If a master-receiver is involved in a transfer, because the master controls the number of bytes in the transfer, it should signal the end of data to the slave-transmitter by not generating an acknowledge on the last byte. The slave-transmitter then switches to not addressed mode and releases the I₂C0_SDA line to allow the master to generate a STOP or a repeated START condition.




Figure 6.10-7 Acknowledge Bit

6.10.2.4 Arbitration

A master may start a transfer only if the bus is free. It is possible for two or more masters to generate a START condition. In these situations, an arbitration scheme takes place on the I₂C0_SDA line, while I₂C0_SCL is high. During arbitration, the first of the competing master devices to place a "1" (high) on I₂C0_SDA while another master transmits a "0" (low) switches off its data output stage because the level on the bus does not match its own level. The arbitration lost master switches to the not addressed slave immediately to detect its own slave address in the same serial transfer whether it is being addressed by the winning master. It also releases I₂C0_SDA line to high level for not affecting the data transfer continued by the winning master. However, the arbitration lost master continues generating clock pulses on I₂C0_SCL line until the end of the byte in which it loses the arbitration.

Arbitration is carried out by all masters continuously monitoring the I₂C0_SDA line after outputting data. If the value read from the I₂C0_SDA line does not match the value that the master has to output, it has lost the arbitration. Note that a master can only lose arbitration when it outputs a high I₂C0_SDA value while another master outputs a low value. Arbitration will continue until only one master remains, and this may take many bits. Its first stage is a comparison of address bits, and if both masters are trying to address the same device, arbitration continues on to the comparison of data bits or acknowledge bit.




Figure 6.10-8 Arbitration Procedure of Two Masters

Since control of the I²C bus is decided solely on the address or master code and data sent by competing masters, there is no central master, nor any order of priority on the bus. Slaves are not involved in the

arbitration procedure.

6.10.2.5 Operation Modes

The on-chip I²C ports support three operation modes, Master, Slave, and General Call Mode.

In a given application, I²C port may operate as a master or as a slave. In Slave mode, the I²C port hardware looks for its own slave address and the general call address. If one of these addresses is detected, and if the slave is willing to receive or transmit data from/to master(by setting the AA bit), acknowledge pulse will be transmitted out on the 9th clock, hence an interrupt is requested on both master and slave devices if interrupt is enabled. When the microcontroller wishes to become the bus master, hardware waits until the bus is free before entering Master mode so that a possible slave action is not be interrupted. If bus arbitration is lost in Master mode, I²C port switches to Slave mode immediately and can detect its own slave address in the same serial transfer.

To control the I²C bus transfer in each mode, user needs to set I²C_CTL0, I²C_DAT registers according to current status code of I²C_STATUS0 register. In other words, for each I²C bus action, user needs to check current status by I²C_STATUS0 register, and then set I²C_CTL0, I²C_DAT registers to take bus action. Finally, check the response status by I²C_STATUS0.

The bits, STA, STO and AA in I²C_CTL0 register are used to control the next state of the I²C hardware after SI flag of I²C_CTL0 [3] register is cleared. Upon completion of the new action, a new status code will be updated in I²C_STATUS0 register and the SI flag of I²C_CTL0 register will be set. But the SI flag will not be set when I²C STOP. If the I²C interrupt control bit INTEN (I²C_CTL0 [7]) is set, appropriate action or software branch of the new status code can be performed in the Interrupt service routine.

Figure 6.10-9 Control I²C Bus according to the Current I²C Status shows the current I²C status code is 0x08, and then set I²C_DATA=SLA+W and (STA,STO,SI,AA) = (0,0,1,x) to send the address to I²C bus. If a slave on the bus matches the address and response ACK, the I²C_STATUS0 will be updated by status code 0x18.




Figure 6.10-9 Control I²C Bus according to the Current I²C Status

Master Transmitter Mode

In the master transmitter mode, several bytes of data are transmitted to a slave receiver. The master should prepare by setting desired clock rate in I²CnCLK. The master transmitter mode may now be entered by setting STA (I²CnCON.5) bit as 1. The hardware will test the bus and generate a START condition as soon as the bus becomes free. After a START condition is successfully produced, the SI flag (I²CnCON.3) will be set and the status code in I²CnSTAT show 08H. The progress is continued by loading I²CnDAT with the target slave address and the data direction bit "write" (SLA+W). The SI bit should then be cleared to commence SLA+W transaction.

After the SLA+W byte has been transmitted and an acknowledge (ACK) has been returned by the addressed slave device, the SI flag is set again and I²CnSTAT is read as 18H. The appropriate action to be taken follows user defined communication protocol by sending data continuously. After all data is transmitted, the master can send a STOP condition by setting STO (I²CnCON.4) and then clearing SI to terminate the transmission. A repeated START condition can also be generated without sending STOP condition to immediately initial another transmission.




Figure 6.10-10 Flow and Status of Master Transmitter Mode

Master Receiver Mode

In the master receiver mode, several bytes of data are received from a slave transmitter. The transaction is initialized just as the master transmitter mode. Following the START condition, I2CnDAT should be loaded with the target slave address and the data direction bit “read” (SLA+R). After the SLA+R byte is transmitted and an acknowledge bit has been returned, the SI flag is set again and I2CnSTAT is read as 40H. SI flag then should be cleared to receive data from the slave transmitter. If AA flag (I2CnCON.2) is set, the master receiver will acknowledge the slave transmitter. If AA is cleared, the master receiver will not acknowledge the slave and release the slave transmitter as a not addressed slave. After that, the master can generate a STOP condition or a repeated START condition to terminate the transmission or initial another one.




Figure 6.10-11 Flow and Status of Master Receiver Mode

Slave Receiver

In the slave receiver mode, several bytes of data are received from a master transmitter. Before a transmission is commenced, I2CnADDRx should be loaded with the address to which the device will respond when addressed by a master. I2CnCLK does not affect in slave mode. The AA bit should be set to enable acknowledging its own slave address. After the initialization above, the I²C idles until it is addressed by its own address with the data direction bit "write" (SLA+W). The slave receiver mode may also be entered if arbitration is lost.

After the slave is addressed by SLA+W, it should clear its SI flag to receive the data from the master transmitter. If the AA bit is 0 during a transaction, the slave will return a non-acknowledge after the next received data byte. The slave will also become not addressed and isolate with the master. It cannot receive any byte of data with I2CnDAT remaining the previous byte of data, which is just received.

Slave Transmitter

The I²C port is equipped with four slave address registers, I2CnADDRx (x=0~3). The contents of the register are irrelevant when I²C is in Master mode. In the slave transmitter mode, several bytes of data are transmitted to a master receiver. After I2CnADDRx and I2CnCON values are given, the I²C wait until it is addressed by its own address with the data direction bit "read" (SLA+R). The slave transmitter mode

may also be entered if arbitration is lost.

After the slave is addressed by SLA+R, it should clear its SI flag to transmit the data to the master receiver. Normally the master receiver will return an acknowledge after every bytes of data is transmitted by the slave. If the acknowledge is not received, it will transmit all "1" data if it continues the transaction. It becomes a not addressed slave. If the AA flag is cleared during a transaction, the slave transmits the last byte of data. The next transmitting data will be all "1" and the slave becomes not addressed.




Figure 6.10-12 Flow and Status of Slave Receiver Mode

General Call

The General Call is a special condition of slave receiver mode by been addressed with all "0" data in slave address with data direction bit. Both GC (I2CnADDRx.0) bit and AA bit should be set as 1 to enable acknowledging General Calls. The slave addressed by a General Call has different status code in I2CnSTAT with normal slave receiver mode. The General Call may also be produced if arbitration is lost.




Figure 6.10-13 Flow and Status of General Call Mode

6.10.2.6 Miscellaneous States

There are two I2CnSTAT status codes that do not correspond to the 25 defined states. The first status code F8H indicates that no relevant information is available during each transaction. Meanwhile, the SI flag is 0 and no I²C interrupt is required. The other status code 00H means a bus error has occurred during a transaction. A bus error is caused by a START or STOP condition appearing temporally at an illegal position such as the second through eighth bits of an address or a data byte, and the acknowledge bit. When a bus error occurs, the SI flag is set immediately. When a bus error is detected on the I²C bus, the operating device immediately switches to the not addressed slave mode, releases I2C0_SDA and I2C0_SCL lines, sets the SI flag, and loads I2CnSTAT as 00H. To recover from a bus error, the STO bit should be set and then SI should be cleared. After that, STO is cleared by hardware and release the I²C bus without issuing a real STOP condition waveform on I²C bus.

There is a special case if a START or a repeated START condition is not successfully generated for I²C bus is obstructed by a low level on I2C0_SDA line e.g. a slave device out of bit synchronization, the problem can be solved by transmitting additional clock pulses on the I2C0_SCL line. The I²C hardware transmits additional clock pulses when the STA bit is set, but no START condition can be generated because the I2C0_SDA line is pulled low. When the I2C0_SDA line is eventually released, a normal START condition is transmitted, state 08H is entered, and the serial transaction continues. If a repeated START condition is transmitted while I2C0_SDA is obstructed low, the I²C hardware also performs the same action as above. In this case, state 08H is entered instead of 10H after a successful START condition is transmitted. Note that the software is not involved in solving these bus problems.

The following table is show the status display in I2STAT register of I²C number and description:

Master Mode		Slave Mode	
STATUS	Description	STATUS	Description
0x08	Start	0xA0	Slave Transmit Repeat Start or Stop
0x10	Master Repeat Start	0xA8	Slave Transmit Address ACK
0x18	Master Transmit Address ACK	0xB0	Slave Transmit Arbitration Lost
0x20	Master Transmit Address NACK	0xB8	Slave Transmit Data ACK
0x28	Master Transmit Data ACK	0xC0	Slave Transmit Data NACK
0x30	Master Transmit Data NACK	0xC8	Slave Transmit Last Data ACK
0x38	Master Arbitration Lost	0x60	Slave Receive Address ACK
0x40	Master Receive Address ACK	0x68	Slave Receive Arbitration Lost
0x48	Master Receive Address NACK	0x80	Slave Receive Data ACK
0x50	Master Receive Data ACK	0x88	Slave Receive Data NACK
0x58	Master Receive Data NACK	0x70	GC mode Address ACK
0x00	Bus error	0x78	GC mode Arbitration Lost
		0x90	GC mode Data ACK
		0x98	GC mode Data NACK
0xF8	Bus Released Note: Status "0xF8" exists in both master/slave modes, and it won't raise interrupt.		

6.10.2.7 I²C Time-Out

There is a 14-bit time-out counter, which can be used to deal with the I²C bus hang-up. If the time-out counter is enabled, the counter starts up counting until it overflows. Meanwhile I2TOF will be set by hardware and requests I²C interrupt. When time-out counter is enabled, setting flag SI to high will reset counter and restart counting up after SI is cleared. If the I²C bus hangs up, it causes the SI flag not set for a period. The 14-bit time-out counter will overflow and require the interrupt service.




Figure 6.10-14 I²C Time-Out Counter

6.10.2.8 I²C Interrupt

There are two I²C flags, SI and I2TOF. Both of them can generate an I²C event interrupt requests. If I²C interrupt mask is enabled via setting EI2C and EA as 1, CPU will execute the I²C interrupt service routine once any of these two flags is set. User needs to check flags to determine what event caused the interrupt. Both of I²C flags are cleared by software.

6.10.2.9 Typical Structure of I²C Interrupt Service Routine

The following software example in C language for KEILTM C51 compiler shows the typical structure of the I²C interrupt service routine including the 26 state service routines and may be used as a base for user applications. User can follow or modify it for their own application. If one or more of the five modes are not used, the associated state service routines may be removed, but care should be taken that a deleted routine can never be invoked.

```
Void I2C_ISR (void) interrupt 6
{
    switch (I2STAT)
    {
        //=====
        //Bus Error, always put in ISR for noise handling
        //=====

        case 0x00:          /*00H, bus error occurs*/
            STO = 1;           //recover from bus error
            break;
        //=====
        //Master Mode
        //=====

        case 0x08:          /*08H, a START transmitted*/
            STA = 0;           //STA bit should be cleared by software
            I2DAT = SLA_ADDR1; //load SLA+W/R
            break;
        case 0x10:          /*10H, a repeated START transmitted*/
            STA = 0;
            I2DAT = SLA_ADDR2;
            break;
        //=====
        //Master Transmitter Mode
        //=====

        case 0x18:          /*18H, SLA+W transmitted, ACK received*/
            I2DAT = NEXT_SEND_DATA1; //load DATA
            break;
        case 0x20:          /*20H, SLA+W transmitted, NACK received*/
            STO = 1;           //transmit STOP
            AA = 1;            //ready for ACK own SLA+W/R or General Call
            break;
        case 0x28:          /*28H, DATA transmitted, ACK received*/
            if (Conti_TX_Data) //if continuing to send DATA
                I2DAT = NEXT_SEND_DATA2;
            else               //if no DATA to be sent
            {
                STO = 1;
                AA = 1;
            }
            break;
        case 0x30:          /*30H, DATA transmitted, NACK received*/
            STO = 1;
            AA = 1;
            break;
        //=====
```

```
//Master Mode
//=====
case 0x38:           /*38H, arbitration lost*/
    STA = 1;        //retry to transmit START if bus free
    break;
//=====
//Master Receiver Mode
//=====
case 0x40:           /*40H, SLA+R transmitted, ACK received*/
    AA = 1;         //ACK next received DATA
    break;
case 0x48:           /*48H, SLA+R transmitted, NACK received*/
    STO = 1;
    AA = 1;
    break;
case 0x50:           /*50H, DATA received, ACK transmitted*/
    DATA_RECEIVED1 = I2DAT; //store received DATA
    if (To_RX_Last_Data1) //if last DATA will be received
        AA = 0;        //not ACK next received DATA
    else               //if continuing receiving DATA
        AA = 1;
    break;
case 0x58:           /*58H, DATA received, NACK transmitted*/
    DATA_RECEIVED_LAST1 = I2DAT;
    STO = 1;
    AA = 1;
    break;
//=====
//Slave Receiver and General Call Mode
//=====
case 0x60:           /*60H, own SLA+W received, ACK returned*/
    AA = 1;
    break;
case 0x68:           /*68H, arbitration lost in SLA+W/R
                     own SLA+W received, ACK returned */
    AA = 0;          //not ACK next received DATA after
                     //arbitration lost
    STA = 1;         //retry to transmit START if bus free
    break;
    case 0x70:           /*70H, General Call received, ACK
                     returned*/
    AA = 1;
    break;
case 0x78:           /*78H, arbitration lost in SLA+W/R
                     General Call received, ACK returned*/
    AA = 0;
    STA = 1;
    break;
case 0x80:           /*80H, previous own SLA+W, DATA received,
                     ACK returned*/
    DATA_RECEIVED2 = I2DAT;
    if (To_RX_Last_Data2)
        AA = 0;
    else
        AA = 1;
    break;
case 0x88:           /*88H, previous own SLA+W, DATA received,
                     NACK returned, not addressed SLAVE mode
                     entered*/
    DATA_RECEIVED_LAST2 = I2DAT;
    AA = 1;          //wait for ACK next Master addressing
    break;
case 0x90:           /*90H, previous General Call, DATA received,
                     ACK returned*/
    AA = 0;
```

```

        DATA_RECEIVED3 = I2DAT;
        if (To_RX_Last_Data3)
            AA = 0;
        else
            AA = 1;
        break;
    case 0x98:           /*98H, previous General Call, DATA received,
                           NACK returned, not addressed SLAVE mode
                           entered*/
        DATA_RECEIVED_LAST3 = I2DAT;
        AA = 1;
        break;
    //=====
    //Slave Mode
    //=====
    case 0xa0:           /*A0H, STOP or repeated START received while
                           still addressed SLAVE mode*/
        AA = 1;
        break;
    //=====
    //Slave Transmitter Mode
    //=====
    case 0xa8:           /*A8H, own SLA+R received, ACK returned*/
        I2DAT = NEXT_SEND_DATA3;
        AA = 1;           //when AA is "1", not last data to be
                           //transmitted
        break;
    case 0xb0:           /*B0H, arbitration lost in SLA+W/R
                           own SLA+R received, ACK returned */
        I2DAT = DUMMY_DATA;
        AA = 0;           //when AA is "0", last data to be
                           //transmitted
        STA = 1;          //retry to transmit START if bus free
        break;
    case 0xb8:           /*B8H, previous own SLA+R, DATA transmitted,
                           ACK received*/
        I2DAT = NEXT_SEND_DATA4;
        if (To_TX_Last_Data) //if last DATA will be transmitted
            AA = 0;
        else
            AA = 1;
        break;
    case 0xc0:           /*C0H, previous own SLA+R, DATA transmitted,
                           NACK received, not addressed SLAVE mode
                           entered*/
        AA = 1;
        break;
    case 0xc8:           /*C8H, previous own SLA+R, last DATA trans-
                           mitted, ACK received, not addressed SLAVE
                           mode entered*/
        AA = 1;
        break;
    } //end of switch (I2STAT)

    SI = 0;             //SI should be the last command of I2C ISR
    while(STO);          //wait for STOP transmitted or bus error
                           //free, STO is cleared by hardware
}

```

6.10.3 Register Description

There are five control registers to interface the I²C bus including I2CON, I2STAT, I2DAT, I2ADDR, and I2CLK. These registers provide protocol control, status, data transmitting and receiving functions, and

clock rate configuration. For application flexibility, I2C0_SDA and I2C0_SCL pins can be exchanged by I2CPX (I2CON.0). The following registers relate to I²C function.

I2CON – I²C Control

Regiser	Address	Reset Value
I2CON	C0H, all pages, Bit addressable	0000_0000 b

7	6	5	4	3	2	1	0
I	I2CEN	STA	STO	SI	AA	-	I2CPX
R/W	R/W	R/W	R/W	R/W	R/W	-	R/W

Bit	Name	Description
7	I	I2C0 Hold Time Extend Enable 0 = I ² C DATA to I2C0_SCL hold time extend disabled. 1 = I ² C DATA to I2C0_SCL hold time extend enabled, extend 8 system clock.
6	I2CEN	I2C Bus Enable 0 = I ² C bus Disabled. 1 = I ² C bus Enabled. Before enabling the I2C, I2C0_SCL and I2C0_SDA port latches should be set to logic 1.
5	STA	START Flag When STA is set, the I2C generates a START condition if the bus is free. If the bus is busy, the I2C waits for a STOP condition and generates a START condition following. If STA is set while the I2C is already in the master mode and one or more bytes have been transmitted or received, the I2C generates a repeated START condition. Note that STA can be set anytime even in a slave mode, but STA is not hardware automatically cleared after START or repeated START condition has been detected. User should take care of it by clearing STA manually.
4	STO	STOP Flag When STO is set if the I ² C is in the master mode, a STOP condition is transmitted to the bus. STO is automatically cleared by hardware once the STOP condition has been detected on the bus. The STO flag setting is also used to recover the I ² C device from the bus error state (I2STAT as 00H). In this case, no STOP condition is transmitted to the I ² C bus. If the STA and STO bits are both set and the device is original in the master mode, the I ² C bus will generate a STOP condition and immediately follow a START condition. If the device is in slave mode, STA and STO simultaneous setting should be avoided from issuing illegal I ² C frames.
3	SI	I²C Interrupt Flag SI flag is set by hardware when one of 26 possible I ² C status (besides F8H status) is entered. After SI is set, the software should read I2STAT register to determine which step has been passed and take actions for next step. SI is cleared by software. Before the SI is cleared, the low period of I2C0_SCL line is stretched. The transaction is suspended. It is useful for the slave device to deal with previous data bytes until ready for receiving the next byte. The serial transaction is suspended until SI is cleared by software. After SI is cleared, I ² C bus will continue to generate START or repeated START condition, STOP condition, 8-bit data, or so on depending on the software configuration of controlling byte or bits. Therefore, user should take care of it by preparing suitable setting of registers before SI is software cleared.

Bit	Name	Description
2	AA	<p>Acknowledge Assert Flag</p> <p>If the AA flag is set, an ACK (low level on I2C0_SDA) will be returned during the acknowledge clock pulse of the I2C0_SCL line while the I²C device is a receiver or an own-address-matching slave.</p> <p>If the AA flag is cleared, a NACK (high level on I2C0_SDA) will be returned during the acknowledge clock pulse of the I2C0_SCL line while the I²C device is a receiver or an own-address-matching slave. A device with its own AA flag cleared will ignore its own slave address and the General Call. Consequently, SI will note be asserted and no interrupt is requested.</p> <p>Note that if an addressed slave does not return an ACK under slave receiver mode or not receive an ACK under slave transmitter mode, the slave device will become a not addressed slave. It cannot receive any data until its AA flag is set and a master addresses it again.</p> <p>There is a special case of I2STAT value C8H occurs under slave transmitter mode. Before the slave device transmit the last data byte to the master, AA flag can be cleared as 0. Then after the last data byte transmitted, the slave device will actively switch to not addressed slave mode of disconnecting with the master. The further reading by the master will be all FFH.</p>
1	-	Reserved
0	I2CPX	<p>I2C Pins Select</p> <p>0 = Assign I2C0_SCL to P1.3 and I2C0_SDA to P1.4. 1 = Assign I2C0_SCL to P0.2 and I2C0_SDA to P1.6.</p> <p>Note that I2C pins will exchange immediately once setting or clearing this bit.</p>




Figure 6.10-15 Hold Time extend enable

I2STAT – I²C Status

Regiser	Address	Reset Value
I2STAT	BDH, all pages	1111_1000 b

7	6	5	4	3	2	1	0
I2STAT[7:3]					0	0	0
R					R	R	R

Bit	Name	Description
7:3	I2STAT[7:3]	<p>I²C Status Code</p> <p>The MSB five bits of I2STAT contains the status code. There are 27 possible status codes. When I2STAT is F8H, no relevant state information is available and SI flag keeps 0. All other 26 status codes correspond to the I²C states. When each of these status is entered, SI will be set as logic 1 and a interrupt is requested.</p>
2:0	0	<p>Reserved</p> <p>The least significant three bits of I2STAT are always read as 0.</p>


I2DAT – I²C Data

Regiser	Address	Reset Value
I2DAT	BCH, all pages	0000_0000 b

7	6	5	4	3	2	1	0
I2DAT[7:0]							
R/W							

Bit	Name	Description
7:0	I2DAT[7:0]	<p>I²C Data</p> <p>I2DAT contains a byte of the I²C data to be transmitted or a byte, which has just received. Data in I2DAT remains as long as SI is logic 1. The result of reading or writing I2DAT during I²C transceiving progress is unpredicted.</p> <p>While data in I2DAT is shifted out, data on the bus is simultaneously being shifted in to update I2DAT. I2DAT always shows the last byte that presented on the I²C bus. Thus the event of lost arbitration, the original value of I2DAT changes after the transaction.</p>

I²C Data Shifting Direction.



I2ADDR – I²C Own Slave Address

Regiser	Address	Reset Value
I2ADDR	C1H, all pages	0000_0000b

7	6	5	4	3	2	1	0
I2ADDR[7:1]							GC
R/W							R/W

Bit	Name	Description
7:1	I2ADDR[7:1]	<p>I²C Device's Own Slave Address</p> <p><u>In master mode:</u> These bits have no effect.</p> <p><u>In slave mode:</u> These 7 bits define the slave address of this I²C device by user. The master should address I²C device by sending the same address in the first byte data after a START or a repeated START condition. If the AA flag is set, this I²C device will acknowledge the master after receiving its own address and become an addressed slave. Otherwise, the addressing from the master will be ignored.</p> <p>Note that I2ADDR[7:1] should not remain its default value of all 0, because address 0x00 is reserved for General Call.</p>
0	GC	<p>General Call Bit</p> <p><u>In master mode:</u> This bit has no effect.</p> <p><u>In slave mode:</u> 0 = The General Call is always ignored. 1 = The General Call is recognized if AA flag is 1; otherwise, it is ignored if AA is 0.</p>

I2CLK – I²C Clock

Regiser	Address	Reset Value
I2CLK	BEH, all pages	0000_1001 b

7	6	5	4	3	2	1	0
I2CLK[7:0]							
R/W							

Bit	Name	Description
7:0	I2CLK[7:0]	<p>I²C Clock Setting</p> <p><u>In master mode:</u></p> <p>This register determines the clock rate of I²C bus when the device is in a master mode. The clock rate follows the equation,</p> $\frac{F_{SYS}}{4 \times (I2CLK + 1)}$ <p>The default value will make the clock rate of I²C bus 400k bps if the peripheral clock is 16 MHz. Note that the I2CLK value of 00H and 01H are not valid. This is an implement limitation.</p> <p><u>In slave mode:</u></p> <p>This byte has no effect. In slave mode, the I²C device will automatically synchronize with any given clock rate up to 400k bps.</p>

I2TOC – I²C Time-out Counter

Regiser	Address	Reset Value
I2TOC	BFH, all pages	0000_1001 b

7	6	5	4	3	2	1	0
-	-	-	-	-	I2TOCEN	DIV	I2TOF
-	-	-	-	-	R/W	R/W	R/W

Bit	Name	Description
2	I2TOCEN	I²C Time-Out Counter Enable 0 = I ² C time-out counter Disabled. 1 = I ² C time-out counter Enabled. Note: please always enable I ² C interrupt when enable I ² C time-out counter function
1	DIV	I²C Time-Out Counter Clock Divider 0 = The clock of I ² C time-out counter is F _{SYS} /1. 1 = The clock of I ² C time-out counter is F _{SYS} /4.
0	I2TOF	I²C Time-Out Flag This flag is set by hardware if 14-bit I ² C time-out counter overflows. It is cleared by software.

6.11 Pulse Width Modulated (PWM)

6.11.1 Overview

The PWM (Pulse Width Modulation) signal is a useful control solution in wide application field. It can be used on motor driving, fan control, backlight brightness tuning, LED light dimming, or simulating as a simple digital to analog converter output through a low pass filter circuit.

The N76S003 PWM is especially designed for motor control by providing three pairs, maximum 16-bit resolution of PWM output with programmable period and duty. The architecture makes user easy to drive the one-phase or three-phase brushless DC motor (BLDC), or three-phase AC induction motor. Each of six PWM can be configured as one of independent mode, complementary mode, or synchronous mode. If the complementary mode is used, a programmable dead-time insertion is available to protect MOS turn-on simultaneously. The PWM waveform can be edge-aligned or center-aligned with variable interrupt points.

6.11.2 Functional Description

6.11.2.1 PWM Generator

The PWM generator is clocked by the system clock or Timer 1 overflow divided by a PWM clock prescalar selectable from 1/1~1/128. The PWM period is defined by effective 16-bit period registers, {PWMnPH, PWMnPL}. The period is the same for all PWM channels for they share the same 16-bit period counter. The duty of each PWM is determined independently by the value of duty registers {PWMnC0H, PWMnC0L}, {PWMnC1H, PWMnC1L}, {PWMnC2H, PWMnC2L}, {PWMnC3H, PWMnC3L}, {PWMnC4H, PWMnC4L}, and {PWMnC5H, PWMnC5L}. With six duty registers, six PWM output can be generated independently with different duty cycles. The interval and duty of PWM signal is generated by a 16-bit counter comparing with the period and duty registers.

To facilitate the three-phase motor control, a group mode can be used by setting GP (PWMnCON1.5), which makes {PWMnC0H, PWMnC0L} and {PWMnC1H, PWMnC1L} duty register decide duties of the PWM outputs. In a three-phase motor control application, two-group PWM outputs generally are given the same duty cycle. When the group mode is enabled, {PWMnC2H, PWMnC2L}, {PWMnC3H, PWMnC3L}, {PWMnC4H, PWMnC4L} and {PWMnC5H, PWMnC5L} registers have no effect. This means {PWMnC2H, PWMnC2L} and {PWMnC4H, PWMnC4L} both as same as {PWMnC0H, PWMnC0L}. Also {PWMnC3H, PWMnC3L} and {PWMnC5H, PWMnC5L} are same as {PWMnC1H, PWMnC1L}. Note that enabling PWM does not configure the I/O pins into their output mode automatically. User should configure I/O output mode via software manually.




Figure 6.11-1 PWM Block Diagram

The PWM counter generates six PWM signals called PG0, PG1, PG2, PG3, PG4, and PG5. These signals will go through the PWM and Fault Brake output control circuit. It generates real PWM outputs on I/O pins. The output control circuit determines the PWM mode, dead-time insertion, mask output, Fault Brake control, and PWM polarity. The last stage is a multiplexer of PWM output or I/O function.




Figure 6.11-2 PWM and Fault Brake Output Control Block Diagram

User should follow the initialization steps below to start generating the PWM signal output. In the first step by setting CLRPWM (PWMnCON0.4), it ensures the 16-bit up counter reset for the accuracy of the first duration. After initialization and setting {PWMnPH, PWMnPL} and all {PWMnH, PWMnL} registers, PWMRUN (PWMnCON0.7) can be set as logic 1 to trigger the 16-bit counter running. PWM starts to generate waveform on its output pins. The hardware for all period and duty control registers are double buffered designed. Therefore, {PWMnPH, PWMnPL} and all {PWMnH, PWMnL} registers can be written to at any time, but the period and duty cycle of PWM will not be updated immediately until the LOAD (PWMnCON0.6) is set and previous period is complete. This prevents glitches when updating the PWM period or duty.

Note: A loading of new period and duty by setting LOAD should be ensured complete by monitoring it and waiting for a hardware automatic clearing LOAD bit. Any updating of PWM control registers during LOAD bit as logic 1 will cause unpredictable output.

6.11.2.2 PWM Types

The PWM generator provides two PWM types: edge-aligned or center-aligned. PWM type is selected by PWMTYP (PWMnCON1.4).

Edge-Aligned Type

In edge-aligned mode, the 16-bit counter uses single slop operation by counting up from 0000H to {PWMnPH, PWMnPL} and then starting from 0000H. The PWM generator signal (PGn before PWM and Fault Brake output control) is cleared on the compare match of 16-bit counter and the duty register {PWMnH, PWMnL} and set at the 16-bit counter is 0000H. The result PWM output waveform is left-edge aligned.




Figure 6.11-3 PWM Edge-aligned Type Waveform

The output frequency and duty cycle for edge-aligned PWM are given by following equations:

$$\text{PWM frequency} = \frac{F_{\text{PWM}}}{\{ \text{PWMnPH}, \text{PWMnPL} \} + 1} \quad (\text{F}_{\text{PWM}} \text{ is the PWM clock source frequency divided by PWMDIV}).$$

$$\text{PWM high level duty} = \frac{\{ \text{PWMnCHxH}, \text{PWMnCHxL} \}}{\{ \text{PWMnPH}, \text{PWMnPL} \} + 1}$$

Center-Aligned Type

In center-aligned mode, the 16-bit counter use dual slop operation by counting up from 0000H to {PWMnPH, PWMnPL} and then counting down from {PWMnPH, PWMnPL} to 0000H. The PGn signal is cleared on the up-count compare match of 16-bit counter and the duty register {PWMnH, PWMnL} and set on the down-count compare match. Center-aligned PWM may be used to generate non-overlapping waveforms.




Figure 6.11-4 PWM Center-aligned Type Waveform

The output frequency and duty cycle for center-aligned PWM are given by following equations:

$$\text{PWM frequency} = \frac{F_{\text{PWM}}}{2 \times \{\text{PWMnPH}, \text{PWMnPL}\}} \quad (\text{F}_{\text{PWM}} \text{ is the PWM clock source frequency divided by PWMDIV}).$$

$$\text{PWM high level duty} = \frac{\{\text{PWMnCHxH}, \text{PWMnCHxL}\}}{\{\text{PWMnPH}, \text{PWMnPL}\}}.$$

6.11.2.3 Operation Modes

After PGn signals pass through the first stage of the PWM and Fault Brake output control circuit. The PWM mode selection circuit generates different kind of PWM output modes with six-channel, three-pair signal PG0~PG5. It supports independent mode, complementary mode, and synchronous mode.

Independent Mode

Independent mode is enabled when PWMMOD[1:0] (PWMrCON1[7:6]) is [0:0]. It is the default mode of PWM. PG0, PG1, PG2, PG3, PG4 and PG5 output PWM signals independently.

Complementary Mode with Dead-Time Insertion

Complementary mode is enabled when PWMMOD[1:0] = [0:1]. In this mode, PG0/2/4 output PWM signals the same as the independent mode. However, PG1/3/5 output the out-phase PWM signals of PG0/2/4 correspondingly, and ignore PG1/3/5 Duty register {PWMrH, PWMrL} (n:1/3/5). This mode makes PG0/PG1 a PWM complementary pair and so on PG2/PG3 and PG4/PG5.

In a real motor application, a complementary PWM output always has a need of “dead-time” insertion to prevent damage of the power switching device like GPIBs due to being active on simultaneously of the upper and lower switches of the half bridge, even in a “ μ s” duration. For a power switch device physically cannot switch on/off instantly. For the N76S003 PWM, each PWM pair share a 9-bit dead-time down-counter PWM0DTCNT used to produce the off time between two PWM signals in the same pair. On implementation, a 0-to-1 signal edge delays after PWM0DTCNT timer underflows. The timing diagram illustrates the complementary mode with dead-time insertion of PG0/PG1 pair. Pairs of PG2/PG3 and PG4/PG5 have the same dead-time circuit. Each pair has its own dead-time enabling bit in the field of PWMrDTEN [3:0].

Note that the PWM0DTCNT and PWMrDTEN registers are all TA write protection. The dead-time control are also valid only when the PWM is configured in its complementary mode.




Figure 6.11-5 PWM Complementary Mode with Dead-time Insertion

Synchronous Mode

Synchronous mode is enabled when PWMMOD[1:0] = [1:0]. In this mode, PG0/2/4 output PWM signals the same as the independent mode. PG1/3/5 output just the same in-phase PWM signals of PG0/2/4 correspondingly.

6.11.2.4 Mask Output Control

Each PWM signal can be software masked by driving a specified level of PWM signal. The PWM mask output function is quite useful when controlling Electrical Commutation Motor like a BLDC. PWMnMEN contains six bits, those determine which channel of PWM signal will be masked. PWMnMD set the individual mask level of each PWM channel. The default value of PWMnMEN is 00H, which makes all outputs of PWM channels follow signals from PWM generator. Note that the masked level is reversed or not by PWM0NP setting on PWM output pins.

6.11.2.5 Fault Brake

The Fault Brake function is usually implemented in conjunction with an enhanced PWM circuit. It rules as a fault detection input to protect the motor system from damage. Fault Brake pin input (FB) is valid when FBINEN (PWMMnCON1.3) is set. When Fault Brake is asserted PWM signals will be individually overwritten by PWMMnFBD corresponding bits. PWMRUN (PWMMnCON0.7) will also be automatically cleared by hardware to stop PWM generating. The PWM 16-bit counter will also be reset as 0000H. A indicating flag FBF will be set by hardware to assert a Fault Brake interrupt if enabled. PWMMnFBD data output remains even after the FBF is cleared by software. User should resume the PWM output only by setting PWMRUN again. Meanwhile the Fault Brake state will be released and PWM waveform outputs on pins as usual. Fault Brake input has a polarity selection by FBINLS (PWMMnFBD.6) bit. Note that the Fault Brake signal feed in FB pin should be longer than eight-system-clock time for FB pin input has a permanent 8/F_{SYS} de-bouncing, which avoids fake Fault Brake event by input noise. The other path to trigger a Fault Brake event is the ADC compare event. It asserts the Fault Brake behavior just the same as FB pin input. See Sector 6.12.3.4“ADC Conversion Result Comparator”.




Figure 6.11-6 Fault Brake Function Block Diagram

6.11.2.6 Polarity Control

Each PWM output channel has its independent polarity control bit, PNP0~PNP5. The default is high active level on all control fields implemented with positive logic. It means the power switch is ON when PWM outputs high level and OFF when low level. User can easily configure all setting with positive logic

and then set PWMnNP bit to make PWM actually outputs according to the negative logic.

6.11.2.7 PWM Interrupt

The PWM module has a flag PWMF (PWMnCON0.5) to indicate certain point of each complete PWM period. The indicating PWM channel and point can be selected by INTSEL[2:0] and INTTYP[1:0] (PWMnINTC[2:0] and [5:4]). Note that the center point and the end point interrupts are only available when PWM operates in its center-aligned type. PWMF is cleared by software.

The PWM interrupt related with PWM waveform is shown as figure below.




Figure 6.11-7 PWM Interrupt Type

Fault Brake event requests another interrupt, Fault Brake interrupt. It has different interrupt vector from PWM interrupt. When either Fault Brake pin input event or ADC compare event occurs, FBF (PWMnFBD.7) will be set by hardware. It generates Fault Brake interrupt if enabled. The Fault Brake interrupt enable bit is EFB0 (EIE0.5). FBF is cleared via software.

6.11.3 Register Description

PWMCON0 – PWM Control 0

Register	Address		Reset Value
PWMCON0	D7H, all pages, Bit addressable		0000_0000b

7	6	5	4	3	2	1	0
PWMRUN	LOAD	PWMF	CLRPWM	-	-	-	-
R/W	R/W	R/W	R/W	-	-	-	-

Bit	Name	Description
7	PWMRUN	<p>PWM Run Enable 0 = PWM stays in idle. 1 = PWM starts running.</p>
6	LOAD	<p>PWM New Period and Duty Load This bit is used to load period and duty control registers in their buffer if new period or duty value needs to be updated. The loading will act while a PWM period is completed. The new period and duty affected on the next PWM cycle. After the loading is complete, LOAD will be automatically cleared via hardware. The meaning of writing and reading LOAD bit is different.</p> <p><u>Writing:</u> 0 = No effect. 1 = Load new period and duty in their buffers while a PWM period is completed.</p> <p><u>Reading:</u> 0 = A loading of new period and duty is finished. 1 = A loading of new period and duty is not yet finished.</p>
5	PWMF	<p>PWM Flag This flag is set according to definitions of INTSEL[2:0] and INTTYP[1:0] in PWMnINTC. This bit is cleared by software.</p>
4	CLRPWM	<p>Clear PWM Counter Setting this bit clears the value of PWM 16-bit counter for resetting to 0000H. After the counter value is cleared, CLRPWM will be automatically cleared via hardware. The meaning of writing and reading CLRPWM bit is different.</p> <p><u>Writing:</u> 0 = No effect. 1 = Clearing PWM 16-bit counter.</p> <p><u>Reading:</u> 0 = PWM 16-bit counter is completely cleared. 1 = PWM 16-bit counter is not yet cleared.</p>

PWMCON1 – PWM Control 1

7	6	5	4	3	2	1	0
			PWMTYP	FBINEN	PWMDIV[2:0]		
R/W	R/W	R/W	R/W	R/W	R/W		

Bit	Name	Description
7:6	PWMMOD[1:0]	PWM Mode Select 00 = Independent mode. 01 = Complementary mode. 10 = Synchronized mode. 11 = Reserved.
5	GP	Group Mode Enable This bit enables the group mode. If enabled, the duty of first three pairs of PWM are decided by PWM01H and PWM01L rather than their original duty control registers. 0 = Group mode Disabled. 1 = Group mode Enabled.
4	PWMTYP	PWM Type Select 0 = Edge-aligned PWM. 1 = Center-aligned PWM.
3	FBINEN	FB Pin Input Enable 0 = PWM output Fault Braked by FB pin input Disabled. 1 = PWM output Fault Braked by FB pin input Enabled. Once an edge, which matches FBINLS (FBD.6) selection, occurs on FB pin, PWM0~5 output Fault Brake data in FBD register and PWM6/7 remains their states. PWMRUN (PWMCON0.7) will also be automatically cleared by hardware. The PWM output resumes when PWMRUN is set again.
2:0	PWMDIV[2:0]	PWM Clock Divider This field decides the pre-scale of PWM clock source. 000 = 1/1. 001 = 1/2. 010 = 1/4. 011 = 1/8. 100 = 1/16. 101 = 1/32. 110 = 1/64. 111 = 1/128.

CKCON – Clock Control

Regiser	Address	Reset Value
CKCON	8EH, all pages	0000_0000b

7	6	5	4	3	2	1	0
FASTWK	PWMCKS	T1OE	T1M	T0M	T0OE	CLOEN	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	-

Bit	Name	Description
6	PWMCKS	PWM Clock Source Select 0 = The clock source of PWM is the system clock FSYS. 1 = The clock source of PWM is the overflow of Timer 1.

PWMPL – PWM Period Low Byte

Regiser	Address	Reset Value
PWMPL	D9H, all pages	0000_0000b

7	6	5	4	3	2	1	0
PWMP[7:0]							
R/W							

Bit	Name	Description
7:0	PWMnP[7:0]	PWMn Period Low Byte This byte with PWMnPH controls the period of the PWM generator signal.

PWMPH – PWM Period High Byte

Regiser	Address	Reset Value
PWMPH	D1H, all pages	0000_0000b

7	6	5	4	3	2	1	0
PWMP[15:8]							
R/W							

Bit	Name	Description
7:0	PWMP[15:8]	PWM Period High Byte This byte with PWMPL controls the period of the PWM generator signal.

PWMnH – PWM Channel 0~5 Duty High Byte n =0,1,2,3,4,5

Register	SFR Address	Description	Reset Value
PWM0H	D2H, all pages	PWM Channel 0 Duty High Byte	0000_0000 b
PWM1H	D3H, all pages	PWM Channel 1 Duty High Byte	0000_0000 b
PWM2H	D4H, all pages	PWM Channel 2 Duty High Byte	0000_0000 b
PWM3H	D5H, all pages	PWM Channel 3 Duty High Byte	0000_0000 b
PWM4H	C4H, Page 1	PWM Channel 4 Duty High Byte	0000_0000 b
PWM5H	C5H, Page 1	PWM Channel 5 Duty High Byte	0000_0000 b

7	6	5	4	3	2	1	0
PWMCn [15:8], n =0,1,2,3,4,5							
R/W							

Bit	Name	Description
7:0	PWMCn[15:8] n=0,1,2,3,4,5	PWMCn Duty High Byte This byte with PWMCnCxL controls the duty of the output signal PGx from PWM generator.

PWMnCxL – PWM0/1 Channel 0~5 Duty Low Byte n=0,1; x=0,1,2,3,4,5

Register	SFR Address	Description	Reset Value
PWM0L	DAH, all pages	PWM Channel 0 Duty Low Byte	0000_0000 b
PWM1L	DBH, all pages	PWM Channel 1 Duty Low Byte	0000_0000 b
PWM2L	DCH, all pages	PWM Channel 2 Duty Low Byte	0000_0000 b
PWM3L	DDH, all pages	PWM Channel 3 Duty Low Byte	0000_0000 b
PWM4L	CCH, Page 1	PWM Channel 4 Duty Low Byte	0000_0000 b
PWM5L	CDH, Page 1	PWM Channel 5 Duty Low Byte	0000_0000 b

7	6	5	4	3	2	1	0
PWMCn [7:0], n =0,1,2,3,4,5							
R/W							

Bit	Name	Description
7:0	PWMCn[7:0] n=0,1,2,3,4,5	PWMCn Duty Low Byte This byte with PWMnCxH controls the duty of the output signal PGx from PWM generator.

PIOCON0 – PWM or I/O Select

Regiser	Address	Reset Value
PIOCON0	DEH, all pages	0000_0000b

7	6	5	4	3	2	1	0
-	-	PIO05	PIO04	PIO03	PIO02	PIO01	PIO00
-	-	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Description
5	PIO05	P0.3/PWM0_CH5 Pin Function Select 0 = P0.3/PWM0_CH5 pin functions as P0.3. 1 = P0.3/PWM0_CH5 pin functions as PWM0_CH5 output.
4	PIO04	P0.1/PWM4 Pin Function Select 0 = P0.1/PWM4 pin functions as P0.1. 1 = P0.1/PWM4 pin functions as PWM4 output.
3	PIO03	P0.0/PWM3 Pin Function Select 0 = P0.0/PWM3 pin functions as P0.0. 1 = P0.0/PWM3 pin functions as PWM3 output.
2	PIO02	P1.0/PWM2 Pin Function Select 0 = P1.0/PWM2 pin functions as P1.0. 1 = P1.0/PWM2 pin functions as PWM2 output.
1	PIO01	P1.1/PWM1 Pin Function Select 0 = P1.1/PWM1 pin functions as P1.1. 1 = P1.1/PWM1 pin functions as PWM1 output.
0	PIO00	P1.2/PWM0 Pin Function Select 0 = P1.2/PWM0 pin functions as P1.2. 1 = P1.2/PWM0 pin functions as PWM0 output.

PIOCON1 – PWM or I/O Select

Regiser	Address	Reset Value
PIOCON1	C6H, Page 1	0000_0000b

7	6	5	4	3	2	1	0
-	-	PIO15	-	PIO13	PIO12	PIO11	-
-	-	R/W	-	R/W	R/W	R/W	-

Bit	Name	Description
5	PIO15	P1.5/PWM0_CH5 Pin Function Select 0 = P1.5/PWM0_CH5 pin functions as P1.5. 1 = P1.5/PWM0_CH5 pin functions as PWM0_CH5 output.
3	PIO13	P0.4/PWM3 Pin Function Select 0 = P0.4/PWM3 pin functions as P0.4. 1 = P0.4/PWM3 pin functions as PWM3 output.
2	PIO12	P0.5/PWM2 Pin Function Select 0 = P0.5/PWM2 pin functions as P0.5. 1 = P0.5/PWM2 pin functions as PWM2 output.
1	PIO11	P1.4/PWM1 Pin Function Select 0 = P1.4/PWM1 pin functions as P1.4. 1 = P1.4/PWM1 pin functions as PWM1 output.

PDTEN – PWM Dead-time Enable

Regiser	Address	Reset Value
PDTEN	F9H, all page, TA protected	0000_0000b

7	6	5	4	3	2	1	0
-	-	-	PDTCNT.8	-	PDT45EN	PDT23EN	PDT01EN
-	-	-	R/W	-	R/W	R/W	R/W

Bit	Name	Description
4	PDTCNT8	PWM Dead-Time Counter Bit 8 See PDTCNT register.
2	PDT45EN	PWM4/5 Pair Dead-Time Insertion Enable This bit is valid only when PWM4/5 is under complementary mode. 0 = No delay on GP4/GP5 pair signals. 1 = Insert dead-time delay on the rising edge of GP4/GP5 pair signals.
1	PDT23EN	PWM2/3 Pair Dead-Time Insertion Enable This bit is valid only when PWM2/3 is under complementary mode. 0 = No delay on GP2/GP3 pair signals. 1 = Insert dead-time delay on the rising edge of GP2/GP3 pair signals.
0	PDT01EN	PWM0/1 Pair Dead-Time Insertion Enable This bit is valid only when PWM0/1 is under complementary mode. 0 = No delay on GP0/GP1 pair signals. 1 = Insert dead-time delay on the rising edge of GP0/GP1 pair signals.

PDTCNT – PWM Dead-time Counter

Regiser	Address	Reset Value
PDTCNT	FAH, all page, TA protected	0000_0000b

7	6	5	4	3	2	1	0
PDTCNT[7:0]							
R/W							

Bit	Name	Description
7:0	PDTCNT[7:0]	PWM Dead-Time Counter Low Byte This 8-bit field combined with PDTEN.4 forms a 9-bit PWM dead-time counter PDTCNT. This counter is valid only when PWM is under complementary mode and the correspond PDTEN bit for PWM pair is set. $\text{PWM dead-time} = \frac{\text{PDTCNT} + 1}{\text{FSYS}}.$ Note that user should not modify PDTCNT during PWM run time.

PMEN – PWM Mask Enable

Regiser	Address	Reset Value
PMEN	FBH, all page	0000_0000b

7	6	5	4	3	2	1	0
-	-	PMEN5	PMEN4	PMEN3	PMEN2	PMEN1	PMENO
-	-	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Description
n	PMENn	PWMn Mask Enable 0 = PWMn signal outputs from its PWM generator. 1 = PWMn signal is masked by PMDn.

PMD – PWM Mask Data

Regiser	Address	Reset Value
PMD	FCH, all page	0000_0000b

7	6	5	4	3	2	1	0
-	-	PMD5	PMD4	PMD3	PMD2	PMD1	PMD0
-	-	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Description
n	PMDn	PWMn Mask Data The PWMn signal outputs mask data once its corresponding PMENn is set. 0 = PWMn signal is masked by 0. 1 = PWMn signal is masked by 1.

FBD – PWM Fault Brake Data

Regiser	Address	Reset Value
FBD	D7H, all pages	0000_0000b

7	6	5	4	3	2	1	0
FBF	FBINLS	FBD5	FBD4	FBD3	FBD2	FBD1	FBD0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Description
7	FBF	Fault Brake Flag This flag is set when FBINEN is set as 1 and FB pin detects an edge, which matches FBINLS (FBD.6) selection. This bit is cleared by software. After FBF is cleared, Fault Brake data output will not be released until PWMRUN (PWMCON0.7) is set.
6	FBINLS	FB Pin Input Level Selection 0 = Falling edge. 1 = Rising edge.
5:0	FBDn	PWMn Fault Brake Data 0 = PWMn signal is overwritten by 0 once Fault Brake asserted. 1 = PWMn signal is overwritten by 1 once Fault Brake asserted.

PNP – PWM Negative Polarity

Regiser	Address	Reset Value
PNP	D6H, all pages	0000_0000b

7	6	5	4	3	2	1	0
-	-	PNP5	PNP4	PNP3	PNP2	PNP1	PNP0
-	-	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Description
5:0	PNPn	PWMn Negative Polarity Output Enable 0 = PWMn signal outputs directly on PWMn pin. 1 = PWMn signal outputs inversely on PWMn pin.

PWMINTC – PWM Interrupt Control

Regiser	Address	Reset Value
PWMINTC	B7H, Page 1	0000_0000 b

7	6	5	4	3	2	1	0
-	-	INTTYP1	INTTYP0	-	INTSEL2	INTSEL1	INTSEL0
-	-	R/W	R/W	-	R/W	R/W	R/W

Bit	Name	Description
5:4	INTTYP[1:0]	<p>PWM Interrupt Type Select</p> <p>These bit select PWM interrupt type.</p> <p>00 = Falling edge on PWMn channel 0/1/2/3/4/5 pin. 01 = Rising edge on PWMn channel 0/1/2/3/4/5 pin. 10 = Central point of a PWM period. 11 = End point of a PWM period.</p> <p>Note that the central point interrupt or the end point interrupt is only available while PWM operates in center-aligned type.</p>
2:0	INTSEL[2:0]	<p>PWM Interrupt Pair Select</p> <p>These bits select which PWM channel asserts PWM interrupt when PWM interrupt type is selected as falling or rising edge on PWM0 channel 0~5 pin..</p> <p>000 = PWMn channel 0. 001 = PWMn channel1. 010 = PWMn channel2. 011 = PWMn channel3. 100 = PWMn channel4. 101 = PWMn channel5. Others = PWMn channel 0.</p>

6.12 12-Bit Analog-To-Digital Converter (ADC)

6.12.1 Overview

The N76S003 is embedded with a 12-bit SAR ADC. The ADC (analog-to-digital converter) allows conversion of an analog input signal to a 12-bit binary representation of that signal. The N76S003 is selected as 8-channel inputs in single end mode. The internal band-gap voltage 0.814 V also can be the internal ADC input. The analog input, multiplexed into one sample and hold circuit, charges a sample and hold capacitor. The output of the sample and hold capacitor is the input into the converter. The converter then generates a digital result of this analog level via successive approximation and stores the result in the result registers. The ADC controller also supports DMA (direct memory access) function for ADC continuous conversion and storage result data into XRAM no need special enable PDMA module.

6.12.2 Block Diagram




Figure 6.12-1 12-bit ADC Block Diagram

6.12.3 Functional Description

6.12.3.1 ADC Operation

Before ADC operation, the ADC circuit should be enabled by setting ADCEN (ADCCON1.0). This makes ADC circuit active. It consume extra power. Once ADC is not used, clearing ADCEN to turn off ADC circuit saves power.

The ADC analog input pin should be specially considered. ADCHS[2:0] are channel selection bits that control which channel is connected to the sample and hold circuit. User needs to configure selected ADC input pins as input-only (high impedance) mode via respective bits in PxMn registers. This configuration disconnects the digital output circuit of each selected ADC input pin. But the digital input circuit still works. Digital input may cause the input buffer to induce leakage current. To disable the digital input buffer, the respective bits in AINDIDS should be set. Configuration above makes selected ADC analog input pins pure analog inputs to allow external feeding of the analog voltage signals. Also, the ADC clock rate needs to be considered carefully. The ADC maximum clock frequency is listed in ADC Analog Electrical Characteristics. Clock above the maximum clock frequency degrades ADC performance unpredictably.

An A/D conversion is initiated by setting the ADCS bit (ADCCON0.6). When the conversion is complete, the hardware will clear ADCS automatically, set ADCF (ADCCON0.7) and generate an interrupt if enabled. The new conversion result will also be stored in ADCRH (most significant 8 bits) and ADCRL

$$(least\ significant\ 4\ bits). \text{The } 12\text{-bit ADC result value is } 4095 \times \frac{V_{AIN}}{V_{REF}}.$$

By the way, digital circuitry inside and outside the device generates noise which might affect the accuracy of ADC measurements. If conversion accuracy is critical, the noise level can be reduced by applying the following techniques:

1. Keep analog signal paths as short as possible. Make sure to run analog signals tracks well away from high-speed digital tracks.
2. Place the device in Idle mode during a conversion.
3. If any ADC_CHn pins are used as digital outputs, it is essential that these do not switch while a conversion is in progress.

6.12.3.2 ADC Conversion Timing

Following is the

The total ADC convert time T_{ADC} include following timing:

$$\text{ADC Conver Time: } T_{ADC} = T_{SAMPLING} + T_{ENCODING}$$

$$\text{ADC Encoding Time: } T_{ENCODING} = \frac{1}{500k} (s) = 2 \mu s \text{ fixed.}$$

$$\text{ADC Sampling Time: } T_{SAMPLING} = \frac{6}{F_{SYS}}$$

For N76S003 Sereis the sampling time is always fix 6 system clock that means is want extend sampling time must divide system clock by setting CKDIV.

6.12.3.3 ADC Conversion Triggered by External Source

Besides setting ADCS via software, the N76S003 is enhanced by supporting hardware triggering method to start an A/D conversion. If ADCEX (ADCCON1.1) is set, edges or period points on selected PWM channel or edges of STADC pin will automatically trigger an A/D conversion. (The hardware trigger also sets ADCS by hardware.)

The effective condition is selected by ETGSEL (ADCCON0[5:4]) and ETGTYP (ADCCON1[3:2]). A trigger delay can also be inserted between external trigger point and A/D conversion. The external triggering ADC hardware with controllable trigger delay makes the N76S003 feasible for high performance motor control. Note that during ADC is busy in converting (ADCS = 1), any conversion triggered by

software or hardware will be ignored and there is no warning presented.




Figure 6.12-2 External Triggering ADC Circuit

6.12.3.4 ADC Conversion Result Comparator

The N76S003 ADC has a digital comparator, which compares the A/D conversion result with a 12-bit constant value given in ACMPH and ACMPL registers. The ADC comparator is enabled by setting ADCMPEN (ADCCON2.5) and each compare will be done on every A/D conversion complete moment. ADCMPO (ADCCON2.4) shows the compare result according to its output polarity setting bit ADCMPOP (ADCCON2.6). The ADC comparing result can trigger a PWM Fault Brake output directly. This function is enabled when ADFBEN (ADCCON2.7) is set. When ADCMPO is set, it generates a ADC compare event and asserts Fault Brake. Please also see Section 6.11.2.5 Fault Brake.

Note: For the N76S003 Series, after enabling the result compare function, the ADCF register changes to 1 only when ADC comparing result matches the condition and then enters interrupt vector if ADC interrupt is enabled. After this bit is enabled and ADC start is triggered, the ADC keeps converting. The register ADCRH and ADCRL value will change based on the result of ADC setting and can also be read out from the register. This process only stops after ADCF is set to 1.




Figure 6.12-3 ADC Result Comparator

6.12.3.5 Internal Band-gap

At room temperature, all N76S003 band-gap voltage values will be calibrated within the range of 1.17V to 1.30V. If you want to get the actual band-gap value for N76S003, read the 2 bytes value after the UID address and the actually valid bit is 12. The first byte is the upper 8 bits, and the lower 4 bits of the second byte are the lower 4 bits of the 12 bit.

Reading and calculation steps:

- Read a bad-gap value with IAP by reading UID;
- Merge the upper 8 bits and the lower 4 bits;
- Use the following formula to convert to an actual voltage value.

Formula as following

$$\text{Bandgap_Voltage} = \frac{\text{Bandgap_Value} \times 3}{4} (\text{mV})$$

For example:

Read the 2 bytes value after the UID address, wherein the first byte value is 0x64, and the second byte value is 0x0E, merged as 0x64E = 1614. The conversion result is as follows:

$$\text{Bandgap}_{\text{Voltage}} = \frac{1614 \times 3}{4} = 1210.5(\text{mV})$$

N76S003 internal embedded band-gap voltage also can be the internal ADC input. This input is useful to measure V_{REF} value then means can know the V_{DD} value from ADC convert result. Band-gap as ADC input to calculate the V_{DD} value:

$$VDD_{\text{Voltage}} = \frac{\text{Bandgap_Value} \times 3072}{\text{ADC_Convert_Bandgap_Value}} (\text{mV})$$

For example:

The ADC convert input channel setting as bandgap and convert reslut is 1100:

$$VDD_{\text{Voltage}} = \frac{1614 \times 3072}{1100} = 4496(\text{mV})$$

6.12.4 Register Description

ADCCON0 – ADC Control 0

Regiser	Address		Reset Value	
ADCCON0	E8H, page 0, Bit addressable		0000_0000b	

7	6	5	4	3	2	1	0
ADCF	ADCS	ETGSEL1	ETGSEL0	ADCHS3	ADCHS2	ADCHS1	ADCHS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Description
7	ADCF	ADC Flag This flag is set when an A/D conversion is completed at ADCMPPEN (ADCCON2[5]) disabled; if ADCCMPEN is enabled, this bit is set when comparator value match the condition of ADC compare value in N76S003 . The ADC result can be read. While this flag is 1, ADC cannot start a new converting. This bit is cleared by software.

Bit	Name	Description
6	ADCS	<p>A/D Converting Software Start Trigger Setting this bit 1 triggers an A/D conversion. This bit remains logic 1 during A/D converting time and is automatically cleared via hardware right after conversion complete. The meaning of writing and reading ADCS bit is different.</p> <p><u>Writing:</u> 0 = No effect. 1 = Start an A/D converting.</p> <p><u>Reading:</u> 0 = ADC is in idle state. 1 = ADC is busy in converting.</p>
5:4	ETGSEL[1:0]	<p>External Trigger Source Select When ADCEX (ADCCON1.1) is set, these bits select which pin output triggers ADC conversion.</p> <p>00 = PWM0 channel 0. 01 = PWM0 channel 2. 10 = PWM0 channel 4. 11 = STADC pin.</p>
3:0	ADCHS[3:0]	<p>A/D Converting Channel Select This field selects the activating analog input source of ADC. If ADCEN is 0, all inputs are disconnected.</p> <p>0000 = ADC_CH0. 0001 = ADC_CH1. 0010 = ADC_CH2. 0011 = ADC_CH3. 0100 = ADC_CH4. 0101 = ADC_CH5. 0110 = ADC_CH6. 0111 = ADC_CH7. 1000 = Internal band-gap voltage. Others = Reserved.</p>

ADCCON1 – ADC Control 1

Regiser	Address	Reset Value
ADCCON1	E1H, page 0	0000_0000b

7	6	5	4	3	2	1	0
-	STADCPX	-		ETGTYP[1:0]		ADCEX	ADCEN
-	R/W	-		R/W		R/W	R/W

Bit	Name	Description
7	-	Reserved
6	STADCPX	External Start ADC Trigger Pin Select 0 = Assign STADC to P0.4. 1 = Assign STADC to P1.3. Note that STADC will exchange immediately once setting or clearing this bit.
5:4	-	Reserved
3:2	ETGTYP[1:0]	External Trigger Type Select When ADCEX (ADCCON1.1) is set, these bits select which condition triggers ADC conversion. 00 = Falling edge on PWM0 channel 0/2/4 or STADC pin. 01 = Rising edge on PWM0 channel 0/2/4 or STADC pin. 10 = Central point of a PWM0 period. 11 = End point of a PWM0 period. Note that the central point interrupt or the period point interrupt is only available for PWM center-aligned type.
1	ADCEX	ADC External Conversion Trigger Select This bit select the methods of triggering an A/D conversion. 0 = A/D conversion is started only via setting ADCS bit. 1 = A/D conversion is started via setting ADCS bit or by external trigger source depending on ETGSEL[1:0] and ETGTYP[1:0]. Note that while ADCS is 1 (busy in converting), the ADC will ignore the following external trigger until ADCS is hardware cleared.
0	ADCEN	ADC Enable 0 = ADC circuit off. 1 = ADC circuit on.

ADCCON2 – ADC Control 2

Regiser	Address	Reset Value
ADCCON2	E2H, page0	0000_0000b

7	6	5	4	3	2	1	0
ADFBEN	ADCMPOP	ADCMREN	ADCMPO	-	-	-	ADCDLY.8
R/W	R/W	R/W	R	-	-	-	R/W

Bit	Name	Description
7	ADFBEN	ADC Compare Result Asserting Fault Brake Enable 0 = ADC asserting Fault Brake Disabled. 1 = ADC asserting Fault Brake Enabled. Fault Brake is asserted once its compare result ADCMPO is 1. Meanwhile, PWM channels output Fault Brake data. PWMRUN (PWMCON0.7) will also be automatically cleared by hardware. The PWM output resumes when PWMRUN is set again.
6	ADCMPOP	ADC Comparator Output Polarity 0 = ADCMPO is 1 if ADCR[11:0] is greater than or equal to ADCMP[11:0]. 1 = ADCMPO is 1 if ADCR[11:0] is less than ADCMP[11:0].
5	ADCMREN	ADC Result Comparator Enable ADC result comparator to trig ADCF enable bit. Only when comparator value match the condition of ADC compare value defined ADCF will be set to 1. This condition base on ADCMPH, ADCMPL and ADCMPOP register define. The ADCF register changes to 1 only when ADC comparing result matches the condition and then enters interrupt vector if ADC interrupt is enabled. 0 = ADC result comparator trig ADCF Disabled. 1 = ADC result comparator trig ADCF Enabled. Note: After this bit is enabled and ADC start is triggered, the ADC keeps converting. The register ADCRH and ADCRL value will change based on the result of ADC setting and can also be read out from the register. This process only stops after ADCF is set to 1
4	ADCMPO	ADC Comparator Output Value This bit is the output value of ADC result comparator based on the setting of ACMPOP. This bit updates after every A/D conversion complete.
3:1	-	Reserved
0	ADCDLY.8	ADC External Trigger Delay Counter Bit 8 See ADCDLY register.

AINDIDS – ADC Channel Digital Input Disconnect

Regiser	Address	Reset Value
AINDIDS	F6H, all page	0000_0000b

7	6	5	4	3	2	1	0
P11DIDS	P03DIDS	P04DIDS	P05DIDS	P06DIDS	P07DIDS	P30DIDS	P17DIDS
R/W							

Bit	Name	Description
n	AINnDIDS	ADC Channel Digital Input Disable 0 = ADC channel n digital input Enabled. 1 = ADC channel n digital input Disabled. ADC channel n is read always 0.

ADCDLY – ADC Trigger Delay Counter

Regiser	Address	Reset Value
ADCDLY	E3H, all pages	0000_0000b

7	6	5	4	3	2	1	0
ADCDLY[7:0]							
R/W							

Bit	Name	Description
7:0	ADCDLY[7:0]	<p>ADC External Trigger Delay Counter Low Byte</p> <p>This 8-bit field combined with ADCCON2.0 forms a 9-bit counter. This counter inserts a delay after detecting the external trigger. An A/D converting starts after this period of delay.</p> <p>External trigger delay time = $\frac{\text{ADCDLY}}{\text{F}_{\text{SYS}}}$.</p> <p>Note that this field is valid only when ADCEX (ADCCON1.1) is set. User should not modify ADCDLY during PWM run time if selecting PWM output as the external ADC trigger source.</p>

ADCRH – ADC Result High Byte

Regiser	Address	Reset Value
ADCRH	C3H, page 0	0000_0000b

7	6	5	4	3	2	1	0
ADCR[11:4]							
R							

Bit	Name	Description
7:0	ADCR[11:4]	ADC Result High Byte The most significant 8 bits of the ADC result stored in this register.

ADCRL – ADC Result Low Byte

Regiser	Address	Reset Value
ADCRL	C2H, page 0	0000_0000b

7	6	5	4	3	2	1	0			
-	-	-	-	ADCR[3:0]						
-	-	-	-	R						

Bit	Name	Description
3:0	ADCR[3:0]	ADC Result Low Byte The least significant 4 bits of the ADC result stored in this register.

ADCMPH – ADC Compare High Byte

Regiser	Address	Reset Value
ADCMPH	CFH, page 0	0000_0000b

7	6	5	4	3	2	1	0
ADCMP[11:4]							
W/R							

Bit	Name	Description
7:0	ADCMP[11:4]	ADC Compare High Byte The most significant 8 bits of the ADC compare value stores in this register.

ADCMPL – ADC Compare Low Byte

Regiser	Address	Reset Value
ADCMPL	CEH, page 0	0000_0000b

7	6	5	4	3	2	1	0
-	-	-	-	ADCMP[3:0]			
-	-	-	-	W/R			

Bit	Name	Description
3:0	ADCMP[3:0]	ADC Compare Low Byte The least significant 4 bits of the ADC compare value stores in this register.

6.13 Instruction Set

6.13.1.1 Instruction Set and Address Mode

The N76S003 executes all the instructions of the standard 80C51 family fully compatible with MCS-51. However, the timing of each instruction is different for it uses high performance 1T 8051 core. The architecture eliminates redundant bus states and implements parallel execution of fetching, decode, and execution phases. The N76S003 uses one clock per machine-cycle. It leads to performance improvement of rate 8.1 (in terms of MIPS) with respect to traditional 12T 80C51 device working at the same clock frequency. However, the real speed improvement seen in any system will depend on the instruction mix.

All instructions are coded within an 8-bit field called an OPCODE. This single byte should be fetched from Program Memory. The OPCODE is decoded by the CPU. It determines what action the CPU will take and whether more operation data is needed from memory. If no other data is needed, then only one byte was required. Thus the instruction is called a one byte instruction. In some cases, more data is needed, which is two or three byte instructions.

Instruction	CY	OV	AC	Instruction	CY	OV	AC
ADD	X ^[1]	X	X	CLR C	0		
ADDC	X	X	X	CPL C	X		
SUBB	X	X	X	ANL C, bit	X		
MUL	0	X		ANL C, /bit	X		
DIV	0	X		ORL C, bit	X		
DA A	X			ORL C, /bit	X		
RRC A	X			MOV C, bit	X		
RLC A	X			CJNE	X		
SETB C	1						

Note: X indicates the modification depends on the result of the instruction.

Table 6.13-1 Instructions That Affect Flag Settings

Table 6.13-2 Instruction Set lists all instructions for details. The note of the instruction set and addressing modes are shown below.

Rn (N = 0~7)	Register R0 To R7 Of The Currently Selected Register Bank.
Direct	8-bit internal data location's address. It could be an internal data RAM location (00H to 7FH) or an SFR (80H to FFH).
@RI (I = 0, 1)	8-bit internal data RAM location (00H to FFH) addressed indirectly through register R0 or R1.
#data	8-bit constant included in the instruction.
#data16	16-bit constant included in the instruction.
Addr16	16-bit destination address. Used by LCALL and LJMP. A branch can be anywhere within the Program Memory address space.
Addr11	11-bit destination address. Used by ACALL and AJMP. The branch will be within the same 2K-Byte page of Program Memory as the first byte of the following instruction.
Rel	Signed (2's complement) 8-bit offset Byte. Used by SJMP and all conditional branches. The range is -128 to +127 bytes relative to first byte of the following instruction.
Bit	Direct addressed bit in internal data RAM or SFR.

6.13.1.2 Instruction Set List

Instruction	OPCODE	Bytes	Clock Cycles	N76S003 V.S. Tradition 80C51 Speed Ratio
NOP	00	1	1	12
ADD A, Rn	28~2F	1	2	6
ADD A, direct	25	2	3	4
ADD A, @Ri	26, 27	1	4	3
ADD A, #data	24	2	2	6
ADDC A, Rn	38~3F	1	2	6
ADDC A, direct	35	2	3	4
ADDC A, @Ri	36, 37	1	4	3
ADDC A, #data	34	2	2	6
SUBB A, Rn	98~9F	1	2	6
SUBB A, direct	95	2	3	4
SUBB A, @Ri	96, 97	1	4	3
SUBB A, #data	94	2	2	6
INCA	04	1	1	12
INCRn	08~0F	1	3	4
INCdirect	05	2	4	3
INC@Ri	06, 07	1	5	2.4
INCDPTR	A3	1	1	24
DEC A	14	1	1	12
DEC Rn	18~1F	1	3	4
DEC direct	15	2	4	3
DEC @Ri	16, 17	1	5	2.4
MUL AB	A4	1	4	12
DIVAB	84	1	4	12
DA A	D4	1	1	12
ANL A, Rn	58~5F	1	2	6
ANL A, direct	55	2	3	4
ANL A, @Ri	56, 57	1	4	3
ANL A, #data	54	2	2	6
ANL direct, A	52	2	4	3
ANL direct, #data	53	3	4	6
ORL A, Rn	48~4F	1	2	6
ORL A, direct	45	2	3	4
ORL A, @Ri	46, 47	1	4	3
ORL A, #data	44	2	2	6
ORL direct, A	42	2	4	3
ORL direct, #data	43	3	4	6
XRL A, Rn	68~6F	1	2	6
XRL A, direct	65	2	3	4
XRL A, @Ri	66, 67	1	4	3
XRL A, #data	64	2	2	6
XRL direct, A	62	2	4	3
XRL direct, #data	63	3	4	6
CLR A	E4	1	1	12
CPL A	F4	1	1	12
RL A	23	1	1	12
RLC A	33	1	1	12

Instruction	OPCODE	Bytes	Clock Cycles	N76S003 V.S. Tradition 80C51 Speed Ratio
RR A	03	1	1	12
RRC A	13	1	1	12
SWAP A	C4	1	1	12
MOV A, Rn	E8~EF	1	1	12
MOV A, direct	E5	2	3	4
MOV A, @Ri	E6, E7	1	4	3
MOV A, #data	74	2	2	6
MOV Rn, A	F8~FF	1	1	12
MOV Rn, direct	A8~AF	2	4	6
MOV Rn, #data	78~7F	2	2	6
MOV direct, A	F5	2	2	6
MOV direct, Rn	88~8F	2	3	8
MOV direct, direct	85	3	4	6
MOV direct, @Ri	86, 87	2	5	4.8
MOV direct, #data	75	3	3	8
MOV @Ri, A	F6, F7	1	3	4
MOV @Ri, direct	A6, A7	2	4	6
MOV @Ri, #data	76, 77	2	3	6
MOV DPTR, #data16	90	3	3	8
MOVC A, @A+DPTR	93	1	4	6
MOVC A, @A+PC	83	1	4	6
MOVX A, @Ri[1]	E2, E3	1	5	4.8
MOVX A, @DPTR[1]	E0	1	4	6
MOVX @Ri, A[1]	F2, F3	1	6	4
MOVX @DPTR, A[1]	F0	1	5	4.8
PUSH direct	C0	2	4	6
POP direct	D0	2	3	8
XCH A, Rn	C8~CF	1	2	6
XCH A, direct	C5	2	3	4
XCH A, @Ri	C6, C7	1	4	3
XCHD A, @Ri	D6, D7	1	5	2.4
CLR C	C3	1	1	12
CLR bit	C2	2	4	3
SETB C	D3	1	1	12
SETB bit	D2	2	4	3
CPL C	B3	1	1	12
CPL bit	B2	2	4	3
ANL C, bit	82	2	3	8
ANL C, /bit	B0	2	3	8
ORL C, bit	72	2	3	8
ORL C, /bit	A0	2	3	8
MOV C, bit	A2	2	3	4
MOV bit, C	92	2	4	6
ACALL addr11	11, 31, 51, 71, 91, B1, D1, F1[2]	2	4	6
LCALL addr16	12	3	4	6
RET	22	1	5	4.8
RETI	32	1	5	4.8

Instruction	OPCODE	Bytes	Clock Cycles	N76S003 V.S. Tradition 80C51 Speed Ratio
AJMP addr11	01, 21, 41, 61, 81, A1, C1, E1[3]	2	3	8
LJMP addr16	02	3	4	6
SJMP rel	80	2	3	8
JMP @A+DPTR	73	1	3	8
JZ rel	60	2	3	8
JNZ rel	70	2	3	8
JC rel	40	2	3	8
JNC rel	50	2	3	8
JB bit, rel	20	3	5	4.8
JNB bit, rel	30	3	5	4.8
JBC bit, rel	10	3	5	4.8
CJNE A, direct, rel	B5	3	5	4.8
CJNE A, #data, rel	B4	3	4	6
CJNE Rn, #data, rel	B8~BF	3	4	6
CJNE @Ri, #data, rel	B6, B7	3	6	4
DJNZ Rn, rel	D8~DF	2	4	6
DJNZ direct, rel	D5	3	5	4.8

Note:

1. The N76S003 does not have external memory bus. MOVX instructions are used to access internal XRAM.
2. The most three significant bits in the 11-bit address [A10:A8] decide the ACALL hex code. The code will be [A10,A9,A8,1,0,0,0,1].
3. The most three significant bits in the 11-bit address [A10:A8] decide the AJMP hex code. The code will be [A10,A9,A8,0,0,0,0,1].

Table 6.13-2 Instruction Set

7 APPLICATION CIRCUIT

7.1 Power Supply Scheme




Figure 7.1-1 NuMicro N76S003 Power Supply Circuit

7.2 Peripheral Application Scheme




Figure 7.2-1 NuMicro N76S003 Peripheral Interface Circuit

8 ELECTRICAL CHARACTERISTICS

Please refer to the relative Datasheet for detailed information about the N76S003 electrical characteristics.

9 PACKAGE DIMENSIONS

Package is Halogen-free, RoHS-compliant and TSCA-compliant.

9.1 TSSOP 20-pin (4.4 x 6.5 x 0.9 mm)




Figure 9.1-1 TSSOP-20 Package Dimension

9.2 QFN 20-pin (3.0 x 3.0 x 0.8 mm)




Figure 9.2-1 QFN-20 Package Dimension

10 ABBREVIATIONS

10.1 Abbreviations

Acronym	Description
ADC	Analog-to-Digital Converter
BOD	Brown-out Detection
GPIO	General-Purpose Input/Output
Fsys	Frequency of system clock
HIRC	12 MHz Internal High Speed RC Oscillator
IAP	In Application Programming
ICP	In Circuit Programming
ISP	In System Programming
LIRC	10 kHz internal low speed RC oscillator (LIRC)
LVR	Low Voltage Reset
POR	Power On Reset
PWM	Pulse Width Modulation
SPI	Serial Peripheral Interface
UART	Universal Asynchronous Receiver/Transmitter
UCID	Unique Customer ID
WKT	Wakeup Timer
WDT	Watchdog Timer

Table 10.1-1 List of Abbreviations

11 REVISION HISTORY

Date	Revision	Description
2023.05.02	1.00	Initial version.

Important Notice

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

Please note that all data and specifications are subject to change without notice.
All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.