```
-- Company:
-- Engineer:
-- Create Date: 14.12.2022 11:22:20
-- Design Name:
-- Module Name: Dvas - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Dvas is
-- Port ( );
Port ( D : in STD LOGIC;
      CLK : in STD LOGIC;
      Q : out STD LOGIC;
       Qn : out STD LOGIC);
end Dvas;
architecture Behavioral of Dvas is
begin
  process (Clk)
     begin
         if Clk'event and Clk = '1' then
            Q \le D;
            Qn<=not D;
```

end if;
end process;

end Behavioral;