```
-- Company:
-- Engineer:
-- Create Date: 14.12.2022 13:35:34
-- Design Name:
-- Module Name: shift6vas - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity shift6vas is
   Port ( I : in STD LOGIC VECTOR (5 downto 0);
           SEL: in STD LOGIC VECTOR (2 downto 0);
           RESET : in STD LOGIC;
           CLK : in STD_LOGIC;
           O : out STD LOGIC VECTOR (5 downto 0));
end shift6vas;
architecture Behavioral of shift6vas is
COMPONENT muxvas
PORT (
     I : IN std logic vector(7 downto 0);
      S: IN std logic vector(2 downto 0);
     Y : OUT std logic
```

\_\_\_\_\_\_

```
);
END COMPONENT;
COMPONENT Dvas
PORT (
     D : IN std_logic;
     CLK : IN std logic;
     Q : OUT std_logic;
     Qn : OUT std_logic
    );
END COMPONENT;
COMPONENT faddervas
Port ( X : in STD_LOGIC;
       F : in STD LOGIC;
       Cin : in STD LOGIC;
       S : out STD LOGIC;
       Co : out STD LOGIC);
END COMPONENT;
signal D5, D4, D3, D2, D1, D0, Dn5, Dn4, Dn3, Dn2, Dn1, Dn0, M5, M4, M3, M2, M1,
MO, Q5, Q4, Q3, Q2, Q1, Q0, a, b, c, d, e, Cout : std logic
begin
muxvas 0: muxvas PORT MAP (
       I(0) \Rightarrow RESET
       I(1) \Rightarrow RESET,
       I(2) => D5,
       I(3) => D1,
       I(4) => D1,
       I(5) \Rightarrow Dn0,
       I(6) => Q0,
       I(7) => I(0),
       S(0) \Rightarrow SEL(0),
       S(1) \Rightarrow SEL(1),
       S(2) \Rightarrow SEL(2),
       Y => M0
     );
muxvas 1: muxvas PORT MAP (
        I(0) \Rightarrow RESET_{I}
        I(1) \Rightarrow D0,
        I(2) => D0,
        I(3) => D2,
        I(4) \Rightarrow D2
        I(5) \Rightarrow Dn1,
        I(6) => Q1,
        I(7) => I(1),
```

```
S(0) \Rightarrow SEL(0),
         S(1) \Rightarrow SEL(1),
        S(2) \Rightarrow SEL(2),
        Y => M1
      );
muxvas 2: muxvas PORT MAP (
         I(0) \Rightarrow RESET,
         I(1) => D1,
         I(2) => D1,
         I(3) => D3,
         I(4) => D3,
         I(5) \Rightarrow Dn2,
         I(6) => Q2,
         I(7) => I(2),
        S(0) \Rightarrow SEL(0),
        S(1) \Rightarrow SEL(1),
        S(2) \Rightarrow SEL(2),
        Y => M2
      );
muxvas 3: muxvas PORT MAP (
         I(0) \Rightarrow RESET,
         I(1) => D2,
         I(2) => D2,
         I(3) => D4,
         I(4) => D4,
         I(5) \Rightarrow Dn3,
        I(6) => Q3,
        I(7) => I(3),
         S(0) \Rightarrow SEL(0),
        S(1) \Rightarrow SEL(1),
        S(2) \Rightarrow SEL(2),
        Y => M3
      );
muxvas 4: muxvas PORT MAP (
         I(0) \Rightarrow RESET,
         I(1) => D3,
         I(2) => D3,
         I(3) => D5,
         I(4) => D5,
         I(5) \Rightarrow Dn4,
         I(6) => Q4,
         I(7) => I(4),
         S(0) \Rightarrow SEL(0),
         S(1) \Rightarrow SEL(1),
         S(2) \Rightarrow SEL(2),
         Y => M4
```

```
);
muxvas_5: muxvas PORT MAP (
        I(0) \Rightarrow RESET
        I(1) => D4,
        I(2) => D4,
        I(3) => D0,
        I(4) => D5,
        I(5) \Rightarrow Dn5,
        I(6) => Q5,
        I(7) => I(5),
        S(0) \Rightarrow SEL(0),
        S(1) \Rightarrow SEL(1),
        S(2) \Rightarrow SEL(2),
        Y => M5
     );
Dvas 0: Dvas PORT MAP (
D => M0,
CLK => CLK,
Q => D0,
Qn => Dn0
);
Dvas 1: Dvas PORT MAP (
D \Rightarrow M1,
CLK => CLK,
Q \Rightarrow D1,
Qn => Dn1
);
Dvas_2: Dvas PORT MAP (
D => M2
CLK => CLK,
Q => D2,
Qn => Dn2
);
Dvas_3: Dvas PORT MAP (
D => M3,
CLK => CLK,
Q \Rightarrow D3,
Qn => Dn3
);
Dvas 4: Dvas PORT MAP (
D => M4
CLK => CLK,
Q = > D4
```

```
Qn => Dn4
);
Dvas 5: Dvas PORT MAP (
D => M5,
CLK => CLK,
Q => D5,
Qn => Dn5
);
faddervas0: faddervas PORT MAP (
X => Dn0,
F => '1',
Cin => '0',
S \Rightarrow Q0,
Co => a
);
faddervas1: faddervas PORT MAP (
X => Dn1,
F => '0',
Cin => a,
S \Rightarrow Q1,
Co => b
);
faddervas2: faddervas PORT MAP (
X => Dn2,
F => '0',
Cin => b,
S \Rightarrow Q2
Co => c
);
faddervas3: faddervas PORT MAP (
X => Dn3,
F => '0',
Cin => c,
S \Rightarrow Q3,
Co => d
);
faddervas4: faddervas PORT MAP (
X => Dn4,
F => '0',
Cin => d,
S \Rightarrow Q4
Co => e
);
faddervas5: faddervas PORT MAP (
X => Dn5,
F => '0',
```

```
S => Q5,

Co => Cout

);

O(5) <= D5;

O(4) <= D4;

O(3) <= D3;

O(2) <= D2;

O(1) <= D1;

O(0) <= D0;

end Behavioral;
```

Cin => e,