```
-- Company:
-- Engineer:
-- Create Date: 14.12.2022 11:26:08
-- Design Name:
-- Module Name: Dvas tb - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Dvas tb is
-- Port ( );
end Dvas tb;
architecture Behavioral of Dvas tb is
COMPONENT Dvas
PORT (
     D : IN std logic;
    CLK : IN std_logic;
    Q : OUT std logic;
     Qn : OUT std logic
     );
END COMPONENT;
```

--Inputs

```
signal CLK : std logic := '0';
--Outputs
signal Q : std_logic;
signal Qn : std logic;
-- Clock period definitions
constant CLK_period : time := 10 ns;
BEGIN
-- Instantiate the Unit Under Test (UUT)
uut: Dvas PORT MAP (
       D \Rightarrow D_{\prime}
       CLK => CLK,
       Q \Rightarrow Q
       Qn => Qn
      );
-- Clock process definitions
CLK process :process
begin
CLK <= '0';
wait for CLK period/2;
CLK <= '1';
wait for CLK_period/2;
end process;
-- Stimulus process
stim proc: process
begin
-- hold reset state for 100 ns.
wait for 12.5 ns;
--wait for CLK period*10;
-- insert stimulus here
D<='0';
wait for CLK period*1.5;
D<='1';
wait for CLK period*2.5;
D<='0';
wait;
end process;
```

signal D : std logic := '0';

