

CS & IT ENGINEERING

Computer Organization and Architecture



ALU and Control Unit

DPP – Discussion



By- Vijay Agarwal sir

TOPICS TO BE COVERED

01 Question

02 Discussion

Q.1

The sequence of events that happens during typical fetch operation is-

[MCQ]



A.

PC \rightarrow MAR \rightarrow Memory \rightarrow MDR \rightarrow IR

B.

PC \rightarrow Memory \rightarrow MDR \rightarrow IR

C.

PC \rightarrow Memory \rightarrow IR

D.

PC \rightarrow MAR \rightarrow Memory \rightarrow IR

Ans (A)

Fetch cycle : To Fetch the Instruction
from Mem to CPU (IR)

PC \rightarrow MAR (Why in MAR, MAR ^{Connected to} Address Line)

MAR \rightarrow Memory \rightarrow MBR (MDR/DR) (\because MBR Connected to Data of the Bus Line)

MBR / MDR \rightarrow IR

Q.2

Which set of instruction transfer the memory word specified by the effective address to AC or Load to AC? [MCQ]



~~A.~~

$DR \leftarrow [MAR]$

$AC \leftarrow AC \oplus DR, E \leftarrow Cout, SC \leftarrow 0$

☒ B.

$DR \leftarrow [MAR]$

$AC \leftarrow DR, SC \leftarrow 0$

~~C.~~

$[MAR] \leftarrow AC, SC \leftarrow 0$

Memory write (Storage)

~~D.~~

$DR \leftarrow [MAR]$

$AC \leftarrow AC \wedge DR, SC \leftarrow 0$

Ans (B)

$I_i : \text{LOAD } AC$
 $\Downarrow AC \leftarrow M[n]$
memory Read

STORE : memory write



Q.3



Consider a CPU with 128 instructions in the instruction set, where each operation needs 8 cycles. If 60 control signals needed to be generated by the control unit. If signal address field format is used then what is the minimum size of the control word, if horizontal micro programming is used for control unit? **[MCQ]**

A. 128

B. 67

C. 17

☒ D. 70

Ans (D)

$$\text{Total No. of Inst}^n = 128.$$

$$\# \text{Cycles per Inst}^n = 8 \text{ cycle} \\ (\# \text{uoper}^n / \text{Inst}^n)$$

$$\begin{aligned} \text{Total } \# \text{uoperation/uInst}^n &= 128 \times 8 \quad \text{uoper}^n / \text{uInst}^n / \text{CW} \\ &= 2^7 \times 2^3 \Rightarrow 2^{10} \text{ CW} \Rightarrow 1 \text{ KCW} \end{aligned}$$

$$\text{Control Memory} = 1024 \text{ CW}$$

$$\text{CAR} / \text{AR} / \text{NTA} = 10 \text{ bit}$$

60 Control Signal

Horizontal
uprogramming $\Rightarrow 60 \text{ cs} \Rightarrow \text{60 bits}$



$$\begin{aligned} \text{CW} &= 60 + 10 \\ &= \underline{\underline{70 \text{ bit}}} \end{aligned}$$

Q.4




Consider a single address field format is used for branch control logic. Assume that the control word is 64 bits wide. The control portion of the micro instruction format is divided in two field.

A micro-operation field of 24 bits specified the micro-operations to be performed. An address selection field specifies a condition, based on the flags, that will cause a micro-instruction branch. There are 16 flags. How many bits are there in address bits?

$$2^{\log_2 16}$$

$$\begin{array}{c} 16 \text{ Flag} \\ \downarrow \\ 4 \text{ bit} \end{array}$$



Ans (36).

[NAT]

$$\begin{aligned} \text{Address field} &= 64 - (24 + 4) \\ &= 64 - 28 \\ &= 36 \text{ Ans} \end{aligned}$$

Q.5

Which of the following statement is false about CISC architecture?



[MCQ]

A.

CISC machine instructions may include complex addressing modes, which requires many clock cycles to carry out.

B.

CISC control unit are typically micro programmed allowing the instruction set to be more flexible.

RISC : Hardwired.
CISC : Micro Programmed

~~C.~~

In the CISC instruction set, all arithmetic/logic instruction must be register based.

~~False~~

D.

None of the above.

In RISC : More Number of Register

↳ ALU Operation on Register Content

Arg (r)

Q.6

Which of the following is the micro program of indirect operand fetch cycle?

[MCQ]



A.

$t_1 : \text{MAR} \leftarrow \text{IR [Address]}$
 $t_2 : \text{MBR} \leftarrow \text{M [MAR]}$
 $t_3 : \text{AC} \leftarrow \text{MBR}$

B.

$t_1 : \text{MAR} \leftarrow (\text{PC})$
 $t_2 : \text{MBR} \leftarrow \text{Memory}$
 $\text{PC} \leftarrow (\text{PC}) + 1$
 $t_3 : \text{IR} \leftarrow \text{MBR}$

C.

$t_1 : \text{MAR} \leftarrow (\text{IR [Address]})$
 $t_2 : \text{MBR} \leftarrow \text{Memory}$
 $t_3 : \text{MAR} \leftarrow \text{MBR}$
 $t_4 : \text{MBR} \leftarrow \text{Memory}$
 $t_5 : \text{Accumulator} \leftarrow \text{MBR}$

D.

None of the above

Ans (C)

~~②~~ $t_1 \text{ MAR} \leftarrow \text{IR}[\text{AF}]$

$t_2: \text{MBR} \leftarrow \text{M}(\text{MAR})$

$t_3: \text{AC} \leftarrow \text{MBR}$


its Mem Direct AM

LOAD @4000

$\text{AC} \leftarrow \text{M}(\text{4000})$

$\text{M}(100)$

$\boxed{\text{AC} \leftarrow 11}$



✓ ② $t_1 \text{ MAR} \leftarrow \text{IR}[\text{AF}]$

$t_2 \text{ MBR} \leftarrow \text{mem} ;$

$t_3 \text{ MAR} \leftarrow \text{MBR}$

$t_4 \text{ MBR} \leftarrow \text{memory}$

$t_5 \text{ AC} \leftarrow \text{MBR}$

Mem Indirect AM

eg 100

11 in MBR

Fetch Cycle

$t_1 \text{ MAR} \leftarrow \text{PC}$

$t_2 \text{ MBR} \leftarrow \text{memory}$
 $\text{PC} \leftarrow \text{PC} + 1$

$t_3 \text{ IR} \leftarrow \text{MBR}$

Only
Instn
Fetch

Q.7



In the operand fetch using indirect addressing mode micro-program, how many number of cycles are required to bring the operand in the CPU?

[NAT]

$t_1 \quad \text{MAR} \leftarrow \text{IR}[\text{AF}]$
 $t_2 \quad \text{MBR} \leftarrow \text{Memory}; (\text{EA})$
 $t_3 \quad \text{MAR} \leftarrow \text{MBR}$
 $t_4 \quad \text{(DATA) MBR} \leftarrow \text{M}(\text{MAR})$
 $\quad \quad \quad \text{[CPU Reg]}$

Ans (4)

Q.8



Consider a micro-programmed control unit design which supports 7 groups of mutually exclusive control signals.

Groups	Gr1	Gr2	Gr3	Gr4	Gr5	Gr6	Gr7
Control Signals	2	10	4	1	18	23	6
	1	4	2	1	5	5	3

Horizontal
= 64 bit
= 21 bits

How many more control bits are required using horizontal micro-programming over vertical micro-programming?

[NAT]

Vertical NCS $\Rightarrow \log_2 N$ bit

Horizontal NCS $\Rightarrow N$ bit

Horizontal $\mu\text{prog} = 64$ bit

Vertical $\mu\text{prog} = 21$ bit

$64 - 21 = \underline{\underline{43 \text{ bits}}}$ Ans

Ans(43)

Q.9



Following is the expression for control signal Z, present in a hardware:

$$Z = T_1 (I_1 + I_4) + T_2 + T_3 + T_4 (I_1 + I_2 + I_3 + I_4)$$

Given that the system has 5 different instructions I_1, I_2, I_3, I_4, I_5 and each instruction has 4 micro-operations T_1, T_2, T_3, T_4 . During the execution of instruction I_5 in which micro-operation the control signal is enabled in the hardware?

[MCQ]

A.

T_1 and T_2

B.

T_2 and T_3

C.

T_1, T_2, T_3 and T_4

D.

No solution

$$Z = T_1(I_1 + I_4) + \textcircled{T_2} + \textcircled{T_3} + T_4(I_1 + I_2 + I_3 + I_4)$$

Ans (B)



if I_5 is enable in T_4
 $T_4(I_1 + I_2 + I_3 + I_4 + I_5)$

$\textcircled{T_4}$

Q.10



Vertical micro-programming, horizontal micro-programming and hardwired control are used for control unit design. Which among them has highest and lowest operational speed respectively?

[MSQ]

Speed: Hardwired CU > Horizontal microprog. CU > Vertical microprog. CU

Flexibility: Vertical > Horizontal > Hardwired

- ☒ A. Highest: Hardwired control
- ☐ B. Highest: Vertical micro-programming
- ☒ C. Lowest: Vertical micro-programming
- ☐ D. Lowest: Horizontal micro-programming

Ans (a & c)

