

# CS & IT ENGINEERING

## Operating Systems

File System And Device Management



**Lecture No. 1**




By- Dr. Khaleel Khan Sir



TOPICS TO BE  
COVERED

Virtual Memory Concept

Virtual Memory  
Implementation





Q.



Consider the following segment table:

Segment	Base	Length
0	1219	600
1	3300	14
2	90	100
3	2327	580
4	1952	96

What are the physical addresses for the following logical addresses?

- A. 0, 4302 : TRAP      B. 1, 15 : TRAP
- C. 2, 50 :  $(90 + 50)$       D. 3, 400 :  $(2327 + 400)$       E. 4, 112 : TRAP



## VIRTUAL MEMORY (VM)

: VM gives an illusion to the Programmer/user, that a huge/Large amount of Memory is available for executing Programs that are greater than the Size of Available/given Physical Memory

Impl  $\Rightarrow$  It is Implemented thru Demand Paging (D.P)

Demand Paging (DP) : Loading the Pages on Demand @ Run Time from Disk (Sec Storage) into Memory;




V.A.S = 8KB; PAS = 4KB;  
P.S = 1KB;

V/I: valid/Invalid

PFSI: Page-fault Service Time: ms

P.A.S = 4KB





V.M  $\rightarrow$  Demand Paging (D.P)

Pure D.P


(Execution of the  
Program (Process)  
Starts with all  
Empty frames)

Prefetched D.P

$\rightarrow$  (Program execution  
Starts with all  
loaded Pages in  
frames.)


# (Total Memory Hierarchy)

**Hard Disk**






# Memory Hierarchy: The Big Picture




Data movement in a memory hierarchy







*Impl. of V.M thru D.P*





① The size of v.m is limited by the size of Secondary Storage

In practice

②

$$P.A.S \leq V.A.S \leq Disk.A.S$$

In Theory, any relation



## Performance of V.M

### 1) Temporal Issue:

$$\rightarrow \text{M.M.A.T} = 'm'$$

$$\rightarrow \text{P.F.S.T} = 's' [s \gg m]$$


$$\rightarrow \text{Page fault rate} = 'P' [0 < P < 1]$$

$$\rightarrow \text{Page hit rate} = '1-P'$$

$$E_{\text{MAT}}^{\text{DP}} = (1-P)m + \underline{P \times s}$$




V.M(D.P) with TLB



$$EMA\bar{T}_{TLB} = x[c + m] + (1-x)[c + m + \textcircled{m}]$$

$$\underline{P * \beta + (1-P) * m}$$









In a virtual memory system the address space specified by the address lines of the CPU must be larger than the physical memory size and Smaller than the secondary storage size.

- A. smaller, smaller
- B. smaller, larger
- ☒ C. larger, smaller
- D. larger, larger





The total size of address space in a virtual memory system is limited by:



- ☐ A. Length of MAR
- ☒ B. Available secondary storage
- ☐ C. Available main memory
- ☐ D. None





The essential content(s) in each entry of a page table is/are



*Compulsory*

- A. virtual page number.
- ☒ B. page frame number.
- C. both virtual page number and page frame number,

☒ D. (access right information.)


*Optional*





In a system with 32 bit virtual addresses and 1KB page size, use of one-level page tables for virtual to physical address translation is not practical because of

- A. the large amount of internal fragmentation
- B. the large amount of external fragmentation
- ☒ C. the large memory overhead in maintaining page tables
- D. the large computation overhead in the translation process


$$2^{32} / 2^{10} = \frac{2^{22}}{2} = \underline{\underline{4 \text{ Mn}}}$$



Q.



Suppose the time to service a Page fault is on the average 10 milliseconds, while a Memory Access takes 1 microsecond. Then a 99.99% Hit ratio results in Average Memory Access Time of \_\_\_\_.

V.M

$$L = 10 \text{ ms}$$

$$m = 1 \mu\text{s}$$

$$1 - P = 0.9999$$

$$P = 0.0001$$

0.01%

$$E_{MAT} = \frac{0.0001 \times 10 \times 10^{-3} + 0.9999 \times 1 \times 10^{-6}}{1 \times 10^{-6} + 0.9999 \times 10^{-6}}$$

$$= (1.9999 \mu\text{s}) \sim 2 \mu\text{s}$$

$$m = 1 \mu\text{s}$$

$$L = 10 \text{ ms}$$

$$P = 10\%$$

$$1 - P = 90\%$$

$$E_{MAT} = 0.1 \times 10 \times 10^{-3} + 0.9 \times 10^{-6}$$

$$= \frac{1 \times 10^{-3} \times 10^{-3}}{10^{-3}} + 0.9 \times 10^{-6}$$

$$= 1000 \mu\text{s} + 0.9 \mu\text{s}$$

$$= 1000.9 \mu\text{s} \approx 1 \text{ ms}$$



Q.

If an Instruction takes ' $i$ ' microseconds and <sup>with</sup> a Page Fault takes an additional ' $j$ ' microseconds, the Effective Instruction Time if on the average a page fault occurs every ' $k$ ' instructions is \_\_\_\_\_.

$$P = 1/k \Rightarrow (i+j)$$
$$1-P = 1 - \frac{1}{k} \Rightarrow 'i'$$

$$E.I.T = \frac{1}{k}(i+j) + \left(1 - \frac{1}{k}\right)i$$

$$= \frac{i}{k} + \frac{j}{k} + i - \frac{i}{k}$$

$$= (i + j/k)$$



Q.



Assume that we have a Demand-Paged memory. It takes 8 milliseconds to service a page fault if an empty frame is available or if the replaced page is not modified, and 20 milliseconds if the replaced page is modified. Memory-access time is 100 nanoseconds. Assume that the page to be replaced is modified 70 percent of the time. What is the acceptable page-fault rate for an effective access time of no more than 200 nanoseconds?

$$\underline{EMAT} = P \times 8 + (1-P) \times m$$

$$200ns = P * \left[ \begin{array}{l} 0.7 * 20ms \\ 0.3 * 8ms \end{array} \right] + (1-P) 100ns$$



Q.

Consider a process executing on an operating system that uses demand paging. The average time for a memory access in the system is  $M$  units if the Corresponding memory page is available in memory, and  $D$  units if the memory Access causes a page fault. It has been experimentally measured that the average Time taken for a memory access in the process is  $X$  units. Which one of the Following is the correct expression for the page fault rate experienced by the Process?

- A.  $(D - M)/(X - M)$
- B.  $(X - M)/(D - M)$
- C.  $(D - X)/(D - M)$
- D.  $(X - M)/(D - X)$

$$E_{MAT} = P * D + (1 - P) * M$$

$$X = P * D + (1 - P) * M$$

$$P = \frac{X - M}{D - M}$$



Q.



Consider a paging system that uses 1-level page table residing in main memory and a TLB for address translation. Each main memory access takes 100 ns and TLB lookup takes 20ns. Each page transfer to/ from the disk takes 5000 ns. Assume that the TLB hit ratio is 95%, page fault rate is 10%. Assume that for 20% of the total page faults, a dirty page has to be written back to disk before the required page is read in from disk. TLB update time is negligible. The average memory access time in ns (round off to 1 decimal places) is \_\_\_\_\_.  $(154.5 \sim 155 \text{ ns})$

PW

PYQ Series

G 2023

H/W

E.M.A.T =



## II: Page Replacement


a) Page-Reference String: { Set of successively unique Pages, referred in the given list of V.A's }

Page Size: 100

V.A's

$R_i$ :  $\langle 701; 723; 856; 203; 208; 549; 586; 705; 892; 001; 122 \dots \rangle$

7; 7; 8; 2; 2; 5; 5; 7; 8; 0; 1





$$P = VA / PS$$

$$d = VA \% PS$$

Ref String =  $\langle 7; 8; 2; 5; 7; 8; 0; 1 \rangle$







# Frame Allocation/Distribution Policies

→ 'n' - processes

→ demand of each process for frames :  $r_i$

→ Frames alloc. by :  $a_i$

→ Total demand :  $D = \sum_{i=1}^n r_i$

→ Available Frames :  $M$   
( $m \leq D$ )

$M = 30 < \text{Avail}$   
 $a_i = \frac{r_i}{2}$




$n = 5;$

$P_i$	$r_i$	Equal $a_i = m/n$	Proportional $a_i = (r_i/D)m$	$a_i = \frac{r_i}{2}$
$P_1$	10	6	$(\frac{10}{70}) \times 30$	5
$P_2$	5	6	$(\frac{5}{70} \times 30)$	2
$P_3$	25	6	$(\frac{25}{70} \times 30)$	10
$P_4$	12	6		6
$P_5$	18	6		7
$D$	70			




(Minimum no. of frames to be allocated to a Process)

Process should be able to execute, one Instrn successfully



Page



Frame





The minimum number of page frames that must be allocated to a running process in a virtual memory environment is determined by

- ☒ A. The instruction set architecture
- ☐ B. Page size
- ☐ C. Physical memory size
- ☐ D. Number of processes in memory



# \* PAGE-REPLACEMENT TECHNIQUES/ALGORITHMS

Ref. String:  $\langle \underline{7; 0; 1; 2; 0; 3; 0; 4; 2; 3; 0; 3; 2; 1; 2; 0; 1; 7; 0; 1} \rangle$

$L=20;$

$m=\langle 0,1,2,3,4,7 \rangle = \underline{6}$

Pure D.P

1) First-In-First-out  
FIFO:

3F  $\rightarrow$  15

Criteria: T.O.L

$(\frac{15}{20} = 75\%)$   
frames

P	f	NFI	(T.O.L)
0			
1			
2			
3			
4			
7			

<del>7</del>	2	2	<del>2</del>	4	4	<del>4</del>	0	0	<del>0</del>	7	7	7
0	<del>0</del>	3	3	<del>3</del>	2	2	<del>2</del>	1	1	<del>1</del>	0	0
1	1	<del>1</del>	0	0	<del>0</del>	3	3	<del>3</del>	2	2	<del>2</del>	1

4F  $\rightarrow$  10 ( $\frac{10}{20} = 50\%$ )

Page  
fault  
rate

