## COMPUTER SCIENCE



Computer Organization and Architecture

Secondary Memory





Vijay Agarwal sir





10 Organization



## Secondary Memory

- 1) Disk Concept
- (2) Disk Structure Platter
- 3 Capacity of Disk
- (y) Disk Access time L seek Time Rotational Latency D. T. T

Latrack 4 Data transless

4 Data toarggel
Rate
DAT



# Disk Addressing

Concept of Cylinder. Surface

cylinder Swhare Sectus Number



How to Calculate Sector Number When

CC, h: 5>

How to calculate Cylinder Number. Surface No When Sector is given

3

#### (c, h. s)

Now Start

Jame More Concept Regarding Disk.

Disk Access = S.T + R.L + D.T.T + overHead. lime

(i)when we have sequential Access

No Need of additional S.T



1 Sector = 512B 4x512 = QEB 4 Consective Section 2KB -D.T.T

#### MCQ



An application loads 100 libraries at start-up. Loading each library requires exactly one disk access. The seek time of the disk to a random location is given as 10 ms. Rotational speed of disk is 6000 rpm. If all 100 libraries are loaded from random locations on the disk, how long does it take to load all libraries? (The time to transfer data from the disk block once the head has been positioned at the start of the block may be neglected.)

100 X 1 Librarry D.A.T (S.T+R.L+DT.T)

[GATE-2011-CS: 2M]

A 0.50s

B 1.50s

C 1.25s

D 1.00s

#### NAT



Consider a disk pack with a seek time of 4 milliseconds and rotational speed of 10000 rotations per minute (RPM). It has 600 sectors per track and each sector can store 512 bytes of data. Consider a file stored in the disk. The file contains 2000 sectors. Assume that every sector access necessitates a seek, And the average rotational latency for accessing each sector is half of the time for one complete rotation. The total time (in milliseconds) needed to read the entire file is \_\_\_\_.

[GATE-2015(Set-1)-CS: 2M]

#### NAT



Consider a typical disk that rotates at 15000 rotations per minute (RPM) and has a transfer rate of  $50 \times 10^6$  bytes/sec. If the average seek time of the disk is twice the average rotational delay and the controller's transfer time is 10 times the disk transfer time, the average time (in milliseconds) to read or write a 512-byte sector of the disk is \_\_\_\_. [GATE-2015(Set-2)-CS: 2M]

Q. If the disk is rotation at 3600 rpm, determine the



effective data transfer rate which is defined as the number of bytes transferred per second between disk and memory. (Given size of track = 512 bytes)

In one Rotation One Frack Transporsed (Data transfers)



Or Digram

Sector: Capacity is small

sector 2: Caloucity is large


Sector 3: Calority is very-very large

I'nno Most sector have the smallest Capacity

out Most Sector have very large Capacity

Angulae vectority

X Linear Velocity Time of track size (it Varies for Inner Most & outer most Track)



Generally we (in Todays time)

LASTFIXED Sector Capacity.

: Storage Density is vouvioble

(2) vooriable Sector Capacity (Inner most sector small size Lortexmost loange size)

: Strage Density is Fixed.

Fixed Sector Capacity 4: Outermost & Inner Most Sector have the Some Size (30 Dongity variable) & Village Form House (LAcre)

(3) Mumbai Dharavi Mumbai Dadas



WHY Need of IO Interface?

CPU is Electronic Device 2 Ito Devices are Electro (Fostest)

Ro there is a Difference in term of (very slowest)


- ·Speed
- · Data format
- · Data transfel Rate
- · operating modes



So To Synchronize the Ilo Device Speed With Processor (CPV)
Speed High Speed Inface Chip Called Ilo Interface @
Ilo Module is used.

To Interface is <u>Restausible for All To obseration</u>. So in the <u>System Design</u>, <u>TO Device are Connected</u> With the Help of <u>To Interface</u> to <u>CPU</u>





## EPV taking the ID Data from the ID Interface Chip.


## Dibberent Io Interforce Chipture Used.

8251 USART [Universal Synchronius Asynchronius Receiver Toansmitter]
8257 PPI (Programmable Periphetial Interface)
8237 8257 DMA
8259 Interpret Controller.



Input-output interface provides a method for transferring information between internal storage and external I/O devices. Peripherals connected to a computer need special communication links for interfacing them with the central processing unit. The purpose of the communication link is to resolve the differences that exist between the central computer and each peripheral. The major differences are:

- Peripherals are electromechanical and electromagnetic devices and their manner of operation is different from the operation of the CPU and memory, which are electronic devices. Therefore, a conversion of signal values may be required.
- The data transfer rate of peripherals is usually slower than the transfer rate of the CPU, and consequently, a synchronization mechanism may be needed.







The operating modes of peripherals are different from each other and each must be controlled so as not to disturb the operation of other peripherals connected to the CPU.

#### Modes of Transfer

- Programmed I/O
- Interrupt-initiated I/O
- Direct memory access (DMA)







O: Menning Address

1: Io Post Address.

### laterking Process



- O CPU initialize the IO Interface chip Along with the IO Command & then CPU Performing the Other work.
- ② To Interface Chip Control Logic Interpret the TO Command & Accordingly To Post will be Enabled for the operation.
- 3 Based on the Speed of Io Device & Amount of Data to be transfer Consume some time [Preparation time], then Data is transfer from I/o Device to To Interface Rufber.

- (4) When the Data is available in the Buller than Do Interfacely generate the Interrupt Signal & send to the CPV. Ewaiting for Acknowledgment.
- 6) After Receiving the Acknowledgment from the CPU. To Interfoce.

  Chip transfer the Data to the CPU.
  - © so CPU will be Accessing the Data from the To Interface Chip so time will save & (Rest Porformance).

    (: Io Interface Chip is Fostest)

### 10 Toonsfee Mode.

- 1 Programmed To (Program Driven To)
- 2 Intervelot Driven ID
- 3 DMA [Direct Memory Access]

Highest Priority

## 1 Program Driven Ilo

- . In the Program Driven To there is No High speed Interpret Chip is Using between the IO Devices 4 Other Component of Computer [Cov., meming]
- · In this CPV is Responsible for the ID operation.
- Ordinback . CPU Utilization is very - very In Efficient (very - very Pox)
  - · CPU Time Debands on speed of Io Device.
  - · CPU Will Wait Untill the Do operation Conflete.

Do. of Data 18 townsfel Byte wise then copy Time for I Byte?

CPU (Sylvetem)

In Programmed Ito
CPU time Departs on
Speed on To Device.

LKSISS


CPU Time = LMSec. (LByte transfer) time 1kBPS

1kindo Byte — LSec

1Byte — K=1/03 = 103 = (Imillisoc)

### 2) Interrupt Driven Do

In Intersupt Driven Io High Speed Interface Chit is used between the Io Device & other Componet of (CPV) the Computer.



In the Intersult Driven Io CPU Time is Depends on Latency of Io Interface this Rather than Io Device

Advantage:

. CPU Utilisation is efficent

. CPU Not waiting, BCZ Here CPU time Depands on High speed Interface Logic.

Pw

A device with data transfer rate 10 KB/sec is connected to a CPU. Data is transferred byte-wise. Let the interrupt overhead be 4 usee. The byte transfer time between the device interface register and CPU or memory is negligible. What is the minimum performance gain of operating the device under interrupt mode over operating it under program controlled mode?

[GATE-2005 : 2 Marks]

#### NAT



The size of the data count register of a DMA controller is 16 bits. The processor needs to transfer a file of 29, 154 kilobytes from disk to main memory. The memory is byte addressable. The minimum number of times the DMA Controller needs to get the control of the system bus from the processor to transfer the file from the disk to main memory is \_\_\_\_. [GATE-2016(Set-1)-CS: 2M]

#### MCQ



On a non-pipelined sequential processor, a program segment, which is a part of the interrupt service routine, is given to transfer 500 bytes from an I/O device to memory.

Initialize the address register

Initialize the count to 500

LOOP: Load a byte from device

Store in memory at address given by address register

Increment the address register

Decrement the court

If count! = 0 go to LOOP



Assume that each statement in this program is equivalent to a machine instruction which takes one clock cycle to execute if it is a non-load/store instruction. The load-store instructions take two clock cycles to execute.

The designer of the system also has an alternate approach of using the DMA controller to implement the same transfer. The DM controller requires 20 clock cycles for initialization and other overhead. Each DMA transfer cycle takes two clock cycles to transfer one byte of data from interrupt driven program-based input-output?

[GATE-2011-CS: 2M]

A) 3.4

B 4.4

C) 5.1

D 6.7



## COA

- 1 Introduction of COA
- 2 Machine Int & AM.
- (3) Floating Point Representation.
- (9) ALU, Data Path & Control Unit

Pipelining & its Hozord

(1) Cache Manney

Secondary Manney & Do Interface





