CS & IT



Computer Organization and Architecture

ALU and Control Unit

DPP - Discussion



By- Vijay Agarwal sir



TOPICS TO BE COVERED

01 Question

02 Discussion



The sequence of events that happiness during typical fetch operation is-



[MCQ]



 $PC \rightarrow MAR \rightarrow Memory \rightarrow MDR \rightarrow IR$

- B.
- $PC \rightarrow Memory \rightarrow MDR \rightarrow IR$
- C.
- $PC \rightarrow Memory \rightarrow IR$
- D.

 $PC \rightarrow MAR \rightarrow Memory \rightarrow IR$


Fetch cycle: To Fetch the Instruction
brom Mem to CPU (IR)


PC -> MAR (Why in MAR, MAR address Line)

mar -> memory -> MBR (: MER Connected to Bate of the Bis)

ine of the Bis)

MBR MDR -> IR





Arg (B)





$$DR \leftarrow [MAR]$$

$$AC \leftarrow AC \rightarrow DR$$
, $E \leftarrow Cout$, $SC \leftarrow O$



$$DR \leftarrow [MAR]$$

$$AC \leftarrow DR, SC \leftarrow 0$$




$$[MAR] \leftarrow (AC) SC \leftarrow O$$





$$DR \leftarrow [MAR]$$

$$AC \leftarrow AC^{\wedge} DR, SC \leftarrow 0$$




STORE: Memory write






Consider a CPU with 128 instructions in the instruction set, where each operation needs 8 cycles. If 60 control signals needed to be generated by the control unit. If signal address field format is used then what is the minimum size of the control word, if horizontal micro programming is used for control unit? [MCO]



В. 67

c. 17





Total No. ab Inst = 128.

Cycles Per Inst" = 8 (ycle (#noper | Inst")

Total # noperation/nInst" = 128 × 8 nopen/nInst"/CW
= 27×23 = 210 CW = 1KCW

Control Memory = 1024 CW


CAR AR NOA = 106it

GO (Ontrol Signal

Uprogramming = 6005 = 6061ts

CF AF
60bit lobit

CW: 60+10 = 70bit



Consider a single address field format is used for branch control logic. Assume that the control word is 64 bits wide. The control portion of the micro instruction format is divided in two field. A micro-operation field of 24 bits specified the micro-operations

to be performed. An address selection field specifies a condition,


based on the flags, that will cause a micro-instruction branch.

There are 16 flags. How many bits are there in address bits?

260 logo 16

Address =
$$64 - (24 + 4)$$

Field = $64 - 28$
= 36 Ang



Which of the following statement is false about CISC architecture?





CISC machine instructions may include complex addressing modes, which requires many clock cycles to carry out.




CISC control unit are typically micro programmed allowing the instruction set to be more flexible. RISC: Hondwired



In the CISC instruction set, all arithmetic/logic instruction must be register based.

None of the above. In RISC: More Number of Register antent









 $t_1 : MAR \leftarrow IR [Address]$

 $t_2 : MBR \leftarrow M [MAR]$

 $t_3 : AC \leftarrow MBR$

В.

 $t_1 : MAR \leftarrow (PC)$

 $t_2 : MBR \leftarrow Memory$

 $PC \leftarrow (PC) + 1$

 $t_3: IR \leftarrow MBR$



 $t_1: MAR \leftarrow (IR (Address))$

 $t_2: MBR \leftarrow Memory$

 $t_3: MAR \leftarrow MBR$


 $t_4: MBR \leftarrow Memory$


 t_5 : Accumulator \leftarrow MBR


D.


None of the above











Hy MARE IRE(AF)

LZ MBRE MERM


THE MERMONY


LA ACE MERR


MEM Indirect AM





(I) in MBR



















Groups	Gr1	Gr2	Gr3	Gr4	Gr5	Gr6	Gr7] Himizontal
Control	2	10	4	1	18	23	6	= 64bit
Signals	1	Y	2	L	5	5	3	= 21648

How many more control bits are required using horizontal microprogramming over vertical micro-programming? [NAT]

Vertical NCS=) log_N bit Horizontal NCS => Nbit


Honzontal uprof = 64bit
Vartical reprof = 21bit
64-21 = 43bits Ang


Ja (13)

Following is the expression for control signal Z, present in a hardware:


$$Z = T_1 (I_1 + I_4) + T_2 + T_3 + T_4 (I_1 + I_2 + I_3 + I_4)$$

Given that the system has 5 different instructions l₁, l₂, l₃, l₄, l₅ and each instruction has 4 micro-operations T₁, T₂, T₃, T₄. During the execution of instruction l₅ in which micro-operation the control signal is enabled in the hardware?







No solution




16 Is is enable in Ty Ty/I+I2+I3+I4+I7)











Flaxibility: vertical > Horizontal > Hardwired







- Lowest: Vertical micro-programming
 - Lowest: Horizontal micro-programming



