

COMPUTER SCIENCE

Computer Organization and Architecture

Cache Memory

Lecture_05



Vijay Agarwal sir



A graphic of a construction barrier made of two orange and white striped panels with black bases and yellow top caps, positioned to the left of the main title.

**TOPICS
TO BE
COVERED**

01

Mapping Techniques

Cache Memory.

Cache Design

① Memory org.

Cache Memory

Main Memory.




Memory Organization




*Locality
of Reference .*

Cache Memory




- 1) Memory Organization.
- 2) Mapping Technique.
- 3) Replacement Algorithm.
- 4) Updating Technique.
- 5) Multi level cache.


Memory Organization




Cache Memory



Main Memory



Memory Organization



Mapping

The process of transfer the Data from Main Memory to Cache

Memory is called mapping. There are 3 Type of Mapping

Technique In this Process Complete Block is transferred from Main Memory to Cache Memory & Based On the CPU Request Addressed that Particular Data(Word) given to CPU By Cache Memory.

- 1) Direct Mapping
- 2) Set Associative Mapping
- 3) Fully Associative Mapping

Mapping Function

- ❑ Because there are fewer cache lines than main memory blocks, an algorithm, is needed for mapping main memory blocks into cache lines.
- ❑ Three techniques can be used:

Direct

- The simplest technique
- Maps each block of main memory into only one possible cache lines.

Associative

- permits each main memory block to be loaded into any line of the cache.
- The cache control logic interprets a memory address simply as a Tag a word field
- To determine whether a block is in the cache, the cache control logic must simultaneously examine every line's Tag for a match


Set Associative

- A compromise that exhibits the strength of both the direct and associative approaches while reducing their disadvantage.

Direct Mapping

CM: Cache Memory
MM: Main Memory

Cache Controller Interprets the Physical Address as:




$$TAG = P.A - (L.O + W.O)$$

OR

$$\text{In Direct mapping} \quad TAG = \frac{\text{MM Size}}{\text{CM Size}}$$

Direct Mapping

Cache Controller Interprets the Physical Address as:



⑧ If Tag = 2 bit then

$$\# \text{MM Block} = 2^2$$


in One Cache Lines

= 4 Block

are Competeting
for One Cache Line.

Direct Mapping

Cache Controller Interprets the Physical Address as:



Direct Mapping

In this Direct Cache Controller interprets the CPU generated Request as follows:



$$\# \text{LINE} = \frac{\text{CM Size}}{\text{BLOCK Size}}$$

TAG = Physical Address - (Line offset + Word offset)

TAG Memory Size = #LINE's \times Tag bits (Depend on the mapping technique)

Q.

- Consider a Direct Mapping if the size of Cache memory is 512KB & Main Memory 512 KB & Cache line size (Block) is 64KB the calculate the number of bit required for
- (i) P.A
 - (ii) TAG
 - (iii) B.O
 - (iv) W.O
 - (v) #LINES
 - (vi) TAG Memory Size.

Q.

Consider a Direct Mapping, Cache size = 64 byte, Line Size = 8

P
W

Byte. MM = 256 Byte then #bits for P.A, TAG, L.O, W.O Tag
memory size?

Q.

Consider a Direct Mapping, Cache size = 128 KB, Line Size = 64

P
W

Byte. Main Memory is 1MB then what is the line number of physical address $(ABCDE)_{16}$?

Q.

Consider a machine with a byte addressable main memory of 2^{20} bytes, block size pf 16 bytes and a direct mapped cache having 2^{12} cache lines. Let the addresses of two consecutive bytes in main memory be $(E201F)_{16}$ and $(E2020)_{16}$. What are the tag and cache line address (in hex) for main memory address $(E201F)_{16}$?

- (a) E, 201
- (b) F, 201
- (c) E, E20
- (d) 2, 01F

[GATE-2015]

P
W

Q.

Consider a machine with a byte addressable main memory of 2^{32} bytes divided into blocks of size 32 bytes. Assume that a direct mapped cache having 512 cache lines is used with this machine. The size of the tag field in bits is _____.

[GATE - 2017]

P
W

NAT

Consider a computer system with a byte-addressable primary memory of size 2^{32} bytes. Assume the computer system has a direct-mapped cache of size 32 KB ($1 \text{ KB} = 2^{10}$ bytes), and each cache block is of size 64 bytes.


The size of the tag field is _____ bits.

[GATE-2021(Set-1)-CS: 1M]

Mapping

Direct Mapping

in DSA & Algo
Hash function



$x \bmod N$

Direct Mapping

In the Direct Mapping we have a Mapping Function to transfer [copying] the MM Block from MM to Cache Memory.

Mapping function :



$$K \text{ MOD } N = i$$

K : MM Block Number

N : #Cache Lines(Block)

i : Cache Line Number (0 to $N-1$)

$k \bmod n$ means

k^{th} MM Block (MM Request)

are load (transferred) into $(k \bmod n)$ Cache

Line Number

③ If we have 4 Cache Line & MM Block No is $\overset{\text{mm Request}}{11}(B_{11})$

then MM Block No 11 are transferred


$11 \bmod 4 \Rightarrow \underline{\text{CMLINE NO 3}}$

④ If Block No. B_7 then this MM Block No B_7 Placed into Cache

This means B_{11} & B_7 are transferred (Mapping) into Cache Line Number 3.

But out of B_{11} or B_7 Only One (Any One) Present in Cache at a time.

$7 \bmod 4 = \text{CM LINE NO} = 3$



1) Direct Mapping

In this Technique mapping function is used to transfer the data from Main Memory to Cache Memory. The Mapping Function is

$$\text{Cache address} = \text{Main Memory request } \text{MOD } \# \text{ CM LINES}$$

(Or)

$$K \text{ MOD } N = i$$

K: MM Block No.

N: # of Cache Line


i: CM Line Number

(e) i

Assume 50 MM Block.

$$K \bmod N = i$$

Cache Address = MM Block No MOD # CM Lines



Here 5 MM Block are competing [Residing] into 1 Cache Line

5:1

LINE 9

LINE 8


5

6

7

8

9



OUT of 5 MM Block, Only One MM Block Present in Particular Cache Line.

$$TAG = \frac{MM\ Size}{CM\ Size}$$

$$= \frac{50}{10}$$

$$\boxed{\text{TAG} = 5}$$

S_{BB}^{MM} : LCM
LINE



5 MM Blocks are fighting for each Cache Line.
But Only One Block present in Cache at a time.

(ex2)

mm size = 16 Block (B₀ to B₁₅)
Cache = 4 Block (LINE)

k MOD N = i [k MOD 4 = i]

4:L

- 0 MOD 4 = 0
- 1 MOD 4 = 1
- 2 MOD 4 = 2
- 3 MOD 4 = 3
- 4 MOD 4 = 0
- 5 MOD 4 = 1
- 6 MOD 4 = 2
- 7 MOD 4 = 3

- 8 MOD 4 = 0
- 9 MOD 4 = 1
- 10 MOD 4 = 2
- 11 MOD 4 = 3
- 12 MOD 4 = 0
- 13 MOD 4 = 1
- 14 MOD 4 = 2
- 15 MOD 4 = 3

LINE 0	B ₀ or B ₄ or B ₈ or B ₁₂
LINE 1	B ₁ or B ₅ or B ₉ or B ₁₃
LINE 2	B ₂ or B ₆ or B ₁₀ or B ₁₄
LINE 3	B ₃ or B ₇ or B ₁₁ or B ₁₅

⋮

$$TAG = \frac{MM\text{Size}}{CM\text{Size}}$$

$$= \frac{16}{4}$$

$$\boxed{TAG = 4}$$

i.e. 4 MM Blocks are fighting for each Cache Line
But Only One Block at a time.

$B_0 \ B_4 \ B_8 \ B_{12}$
Block No $[0, 4, 8, 12]$ are mapped Cache LINE '0'
But only one block at a time.

$B_1 \ B_5 \ B_9 \ B_{13}$
Block No $[1, 5, 9, 13]$ are fitting Cache LINE '1'
(Residing)
But only one MM block at a time

$B_2 \ B_6 \ B_{10} \ B_{14}$
Block No $[2, 6, 10, 14]$ are Residing Cache LINE '2'
transferred into
But only one MM block at a time


$B_3 \ B_7 \ B_{11} \ B_{15}$
Block No $[3, 7, 11, 15]$ are put into Cache LINE '3'
But only one MM block at a time.

MM Block = 8Block (B₀ to B₇)

`Cm Block = ULINE(Block)`

Mapping = $k \bmod N = i$
function

mm
Block No
 $k \bmod 4$ (MoD) $\# \text{CM LINE} = \text{Cache Address} [\text{CM LINE NO}]$



2:1

LINE 0	$B_0 \oplus B_4$
LINE 1	$B_1 \oplus B_5$
LINE 2	$B_2 \oplus B_6$
LINE 3	$B_3 \oplus B_7$

$$TAG = \frac{\text{MM Size}}{\text{CM Size}}$$

$$= \frac{8}{4} = 2$$

Tag = 2

0	B6 B4
1	B1 B5
2	B2 B6
3	B3 B7

i.e. 2 MM Blocks are fighting for each Cache Line
But Only 1 MM Block present in Cache at a time.

$$K \text{ MOD } N = i$$

CM LINE NO.

$$K \text{ MOD } 4 = i$$

B_0 & B_4 are Mapped into CM LINE '0'

B_1 & B_5 are Mapped into CM LINE '1'

B_2 & B_6 are Mapped into CM LINE '2'

B_3 & B_7 are Mapped into CM LINE '3'

But Only One MN Block are Mapped on Each Cache Line
According Mapping function.

Q

Before Mapping Why we do Memory org for

Both MM & CM ?


e

MM Size = 16 Byte & CM Size = 8 Byte & Block size = 2 Byte

(i) Before Mapping Show the format of Cache & MM ?


(ii) In Direct Mapping Show MM format ?

Before Mapping



Cache


Before Mapping



How TAG bit Indicates the Number of MM Blocks.

In Direct Mapping

Cache Controller Interpret the Physical address as.



$$\begin{aligned} \text{TAG} &= PA - (L.O + W.O) \\ &= 4 - (2 + 1) \\ &= 1 \text{bit} \end{aligned}$$

① How Tag bit = 1bit $\Rightarrow 2^1 = 2$ MM Blocks are Possible in each Cache Line
 (Fighting) But Not at the Same time.

$$\text{TAG} = \frac{\text{MM Size}}{\text{Cache Size}}$$

$$\frac{16B}{8B} = 2 \text{ Tag.}$$

Tag bit = 1bit

Note

With the Help of this Tag bit are Used to Identify [Checking] is there is a Cache Hit or Miss.


Cache

⑧ If Number of Tag bits for Cache block n is 4 bits
What is the meaning of it ?

Solⁿ

Tag = 4 bit

means 2^4 MM Blocks are completing for Cache Line Number n .
(Position n)



$$\# \text{ CM Line} = 4$$

$$\# \text{ mm Blocks} = 8$$

$$K \bmod N = i$$


$$K \bmod 4 = i$$

1B Direct Mapping Show the Physical address by Cache Controller:

$$\# \text{ TAG} = \frac{\text{MM Size}}{\text{CM Size}}$$

$$= \frac{16B}{8B} = 2 \text{ Tags}$$

$$\text{Tag bit} = 1 \text{ bit}$$




$$\# \text{ LINE} = \frac{\text{CM Size}}{\text{Block Size}}$$

$$= \frac{8B}{2B} = 4 \text{ LINE}$$

$$L.O = 2 \text{ bit}$$

$$\text{TAG} = P.A - [L.O + W.O]$$

$$\therefore = 4 - [2 + 1] = 1 \text{ bit}$$



$$k \bmod n = j$$

$$0 \bmod 4 = 0$$

$$1 \bmod 4 = 1$$

$$2 \bmod 4 = 2$$


$$3 \bmod 4 = 3$$

$$4 \bmod 4 = 0$$


$$5 \bmod 4 = 1$$

$$6 \bmod 4 = 2$$

$$7 \bmod 4 = 3$$



But Only One MM Block Present in CM Line at a time.




8 MM Block




4 CM Lines

P
W




$$K \bmod N = L$$

$$P.A = 4 \text{ bit}$$



Direct Mapping




$$K \bmod N = i$$

$$K \bmod 4 = i$$


CMLINE Number
LINE NO

$$B_0 \rightarrow 0 \bmod 4 =$$

$$B_7 \rightarrow 7 \bmod 4 = \text{LINE NO } '3'$$



MM Block

 $B_0[000]$

Direct Mapping


$$\begin{array}{l} K \bmod N = i \\ 0 \bmod 4 = '0' \end{array}$$

CM LINE


LINE '0' $B_7[111]$

$$\begin{array}{l} K \bmod N = i \\ 7 \bmod 4 = '3' \end{array}$$

LINE '3'

 $B_4[100]$

$$\begin{array}{l} K \bmod N = i \\ 4 \bmod 4 = '0' \end{array}$$

LINE '0' $B_3(011)$

$$3 \bmod 4$$

LINE 3

$$\text{Tag Memory Size} = \# \text{LINE's} \times \text{Tag bits}$$

Depends
On the
Mapping
technique

In the above example: # LINE = 4
Tag bit = 1 bit
(Direct Mapping)


$$\text{Tag Memory Size} = 4 \times 1 = 4 \text{ bits}$$

Q. How to check Cache Hit @ Cache Miss ?
Practically ?

Soln

$MM = 16B$
 $CM = 8B$
Block Size = 2B

Direct Mapping Cache



Consider the following program

I₁: MOV r₀ [0000] → B₀

I₂: MOV r₁ [1000] → B₁

I₃: ADD r₀r₁

CPU generate Memory Request Go to Cache.

I : 0000 RD (Memory Read)

↓ Direct Cache.


TAG | L.O | W.O Known Format

1bit 2bit 1bit

TAG L.O W.O
0 | 00 | 0
L.O

Match
then
Cache Hit. Comparator
X ← '0'

RData given from Cache to CPU.








TAG is L bit [0/L]
memory 2 Tags
↓

2MM Blocks are
fighting for each Cache
line.

$I_2 : \text{MOV} R_1, 1000$ CPU generates the Memory Request

(B₄) 1000 D





Complete Working

P
W

- CPU generated Request firstly go to the Cache Memory.
- [Direct Mapped Cache] Cache Controller interpreted the CPU generated Request (Physical address) as:



- Line offset field is Directly Connected with address logic of the Cache Memory, so Respective Cache Line will be enabled.
- The existing Tag in enabled line is Compared with CPU generated TAG with the Help of TAG Comparator.

P
W

When Both Tag are Match [CPU generated Tag & enabled Cache Line Tag]

then its called Cache Hit [operation is Hit (ie Data Present in Cache)]

Note So Based on the Word offset [^{On Byte or 1st Byte}_{in last example}], Respective word @ Byte (from that Block) is given from Cache to CPU

- If Both Tag are Not Matching then its Cache Miss, then Reference will forward to Main Memory.
- According to mm format, Respective MM Block will be enabled & By Using Mapping function [KMODN] [^{q By in}_{Previous q}] Complete Block transferred from MM to Cache, then Respective Word/Byte given from Cache to CPU.


Here Cache Controller Maintain Some extra bits for each Cache Line & stored in Tag Directory | Tag Array.

$$\text{Tag Memory Size} = \frac{\text{Number of LINES}}{\text{Tag bits}} \times \begin{matrix} \text{Tag bits} \\ \downarrow \\ (\text{Tag + Extra bit}) \end{matrix}$$

(if
extra bit
is given)

2) Set Associative Cache

SET associative cache controller, Interpreter the CPU generated request as follows:



$$\text{Word Offset} = \log_2 \text{Block Size}$$

$$\# \text{lines} = \frac{\text{CM Size}}{\text{Block Size}}$$

$$\# \text{SETS} = \frac{\# \text{Lines}}{\text{N-way}}$$

$$\text{SET OFFSET} = \log_2 \# \text{SETS}$$

$$\text{TAG} = \text{Physical address} - (\text{S.O} + \text{W.O})$$

Q.

P
W

Consider a 2-way set associative if the size of cache memory is 512KB & Main Memory 512MB & Cache line size is 64KB then calculate the Number of bit Required for

Q.

Consider a 2-way set associative Cache Size = 256 KB, Line size = $\frac{P}{W}$,
32 Byte, MM = 1MB, then what is the set number of Physical
address $(ABCDE)_{16}$?

Q.

The main memory of a computer has 2^m blocks while the cache has 2^c blocks. If the cache uses the set associative mapping scheme with 2^s blocks per set, then block k of the main memory maps to the set.

[GATE - 1999]

- (a) $(k \bmod m)$ of the cache
- (b) $(k \bmod c)$ of the cache
- (c) $(k \bmod 2^s)$ of the cache
- (d) $(k \bmod 2^{cm})$ of the cache

Q.

Consider a 4-way set associative cache consisting of 128 lines with a line size of 64 words. The CPU generates a 20-bit address of a word in main memory. The number of bits in the TAG, SET and WORD fields are respectively.

- (a) 9, 6, 5
- (b) 7, 7, 6
- (c) 7, 5, 8
- (d) 9, 5, 6

[GATE - 2007]

P
W

Q.

[Common Data for this and next question]

P
W

Consider a computer with a 4-way set-associative mapped cache of the following characteristics; a total of 1 MB of main memory, a word size of 1 Byte; a block size of 128 words and a cache size of 8 KB.

The number of bits in the TAG, SET and WORD fields, respectively are:

- (a) 7, 6, 7
- (b) 8, 5, 7
- (c) 8, 6, 6
- (d) 9, 4, 7

Q.

[Common Data]

P
W

Consider a computer with a 4-way set-associative mapped cache of the following characteristics; a total of 1 MB of main memory, a word size of 1 Byte; a block size of 128 words and a cache size of 8 KB.

While accessing the memory location 0C795H by the CPU, the contents of the TAG field of the corresponding cache line is

- (a) 000011000
- (b) 110001111
- (c) 00011000
- (d) 110010101

[GATE - 2008]

Q.

A 4-way set-associative cache memory unit with a capacity of 16KB is built using a block size of 8 words. The word length is 32 bits. The size of the physical address space is 4 GB. The number of bits for the TAG filed is

P
W

[GATE - 2014]

Q.

The size of the physical address space of a processor is 2^P bytes. The word length is 2^W bytes. The capacity of cache memory is 2^N bytes, the size of each cache block is 2^M words. For a k-way set-associative cache memory, the length (in number of bits) of the tag field is

(a) $P - N - \log_2 K$

(b) $P - N + \log_2 K$

(c) $P - N - M - W - \log_2 K$

(d) $P - N - M - W + \log_2 K$

[GATE - 2018]

P
W

Set Associative Mapping function

Cache

Set = MM Request MOD #SET is in Cache

Address

(OR)

K MOD S = i

k: MM Block Number

s: # Cache Set

i: Cache Set Number

Example1: # Line's = 16 & 2 way set Associative

$$\# \text{SET} = \frac{\# \text{LINES}}{\text{N-way}} = \frac{16}{2} = 8 \quad \boxed{\# \text{SET} = 8} \quad S = 8$$

$$K \bmod 8 = i$$

✓	✓	-	-	-	-	-	-
---	---	---	---	---	---	---	---

SET₀

SET₁

2

3

4

5

SET 6

SET 7

$$K \bmod 8 = i$$

0 - 7

Example2:


#LINE = 16 & 4 way set Associative

$$\# \text{SET} = \frac{16}{4} \Rightarrow 4$$

$$S = 4$$

$$K \bmod 4 = i$$

SET 0



SET 1

SET 2

SET 3

Cache

Example3:

#LINE = 16 & 8 way set Associative

$$\# \text{ SET} = \frac{16}{8} \Rightarrow 2 \quad S = 2$$

$$K \bmod 2 = i$$

SET 0

8 way

SET 1

8 way




Example4:

#LINE = 16 & 16 way set Associative



$$\# \text{ SET} = \frac{16}{16} \Rightarrow 1$$

$$S = 1$$

$$K \bmod 1 = i$$



Fully
Associative
(Whole cache as a set)



$B_0[000] \rightarrow$

TAG	S.O
00	0


 → SET '0'

2 bit 1 bit

$B_7[111] \rightarrow$

TAG	S.O
11	1

 → SET '1'



P W

000	B_0
001	B_1
010	B_2
011	B_3
100	B_4
101	B_5
110	B_6
111	B_7

MM BLOCK Mapping Tech. CM SET

$$B_0[000] \xrightarrow{\begin{array}{l} K \bmod S = i \\ 0 \bmod 2 = '0' \end{array}} \text{SET '0'}$$

$$B_7[111] \xrightarrow{\begin{array}{l} K \bmod S = i \\ 7 \bmod 2 = '1' \end{array}} \text{SET '1'}$$

$$\frac{\text{Tag Memory}}{\text{Size}} = \# \text{SETS} \times \frac{\# \text{LINES}}{\text{In a each set}} \times \text{Tag bits}$$

Example: # SET = 2 $\frac{\# \text{LINE in}}{\text{Each set}} = 2$ TAG = 2 bit

$$\frac{\text{Tag Memory}}{\text{size}} = 2 \times 2 \times 2$$
$$= 8 \text{ bits}$$

1) In direct Mapping

Hit Latency = Latency of Tag comparator

2) In Set Associative Mapping

Hit Latency = Latency of Tag comparator + Latency of Multiplexer

Q.

P
W

[Common Data for this and next question]

A computer has a 256 Kbyte, 4-way set associative. Write back data cache with block size of 32 Bytes. The processor sends 32 bit address to the cache controller. Each cache tag directory entry contains, in addition to address tag, 2 valid bits, 1 modified bit and 2 replacement bit.

The number of bits in the tag field of an address is

- (a) 11
- (b) 14
- (c) 16
- (d) 27

[GATE - 2012: 2 Marks]

Q.

[Common Data from previous question]

A computer has a 256 Kbyte, 4-way set associative. Write back data cache with block size of 32 Bytes. The processor sends 32 bit address to the cache controller. Each cache tag directory entry contains, in addition to address tag, 2 valid bits, 1 modified bit and 2 replacement bit.

[GATE - 2012: 2 Marks]



The size of the cache tag directory is

- (a) 160 Kbits
- (b) 136 Kbits
- (c) 40 Kbits
- (d) 32 Kbits

P
W

3) Associative Mapping

- In this no mapping function is used to transfer the data from MM to CM.
- No Conflict Miss



MM Block	Associative Mapping	CM Line
----------	---------------------	---------

B _{7[111]}	<u>No mapping</u> Function	Any line
B _{0[000]}	<u>No mapping</u> Function	Any line

$$\frac{\text{Tag Memory}}{\text{Size}} = \# \text{ LINES} \times \text{Tag bits}$$

Example: #LINE = 4 & Tag bits = 3

$$\frac{\text{Tag Memory}}{\text{Size}} = 4 \times 3 = 12 \text{ bits}$$

Q.

Consider fully associative cache consists 8 Block & MM contains
128 Block & Request made by the CPU:
119, 84, 37, 0, 16, 0, 84, 120, 121, 93, 37, 0, 43, 39, 47, 48.
Calculate # of compulsory & Capacity miss?

P
W



0	119 43
1	84 39
2	37 47
3	0 48
4	16
5	120
6	121
7	93

Hit: 0, 84, 37, 0

#Hits: 4

Compulsory Miss = 8

Capacity Miss = 4

Total Miss = 12

**THANK
YOU!**

