

COMPUTER SCIENCE

Computer Organization and Architecture

Machine Instruction and
Addressing Modes

Addressing Modes-4

Lecture_08



Vijay Agarwal sir



A yellow diamond-shaped sign with a black border and black text, mounted on a silver pole. The sign reads "TOPICS TO BE COVERED". Below the sign is a white and orange striped barrier.

**TOPICS
TO BE
COVERED**



A red diamond-shaped icon with a white border and white text, containing the number "01".

01

Addressing Modes

Addressing Modes

- ① Immediate AM
- ② Direct | Absolute AM
- ③ Memory Indirect AM
- ④ Register Direct
- ⑤ Register Indirect

- ⑥ PC - Relative AM
- ⑦ Index Reg AM
- ⑧ Base Register AM
- ⑨ Auto Decrement AM
- ⑩ Auto Increment AM
- ⑪ Implied | Implicit AM

Addressing Modes

Auto Decrement | Increment AM:

Register Indirect

in this Change in the

Value (Content) of Register

& Accessing

| Perform same Operation in 'n' Memory location.

Addressing Modes

Index Reg AM

$$EA = A \cdot F + \text{Index Register}$$

$A(\gamma_0)$

$M[A + \gamma_0]$


Addressing Modes

- Immediate
- Direct
- Indirect
- Register
- Register Indirect
- Displacement
- Stack

Instruction
operand


(a) Immediate

Instruction
A



(b) Direct

Instruction
A



(c) Indirect

Instruction
R



(d) Register

Instruction

R




Registers

(e) Register Indirect

Instruction

R

A



Registers

(f) Displacement

Instruction

Implicit

Top of stack
Register

(g) Stack

Addressing Mode	Effective Address	Content Of AC
Direct address		$PC = 200$
Immediate Operand		$R1 = 400$
Indirect Address		$XR = 100$
Relative address	702	Target Dir.
Indexed address		
Register		
Register Indirect		
Autoincrement		
Autodecrement		

$PC = 200$
$R1 = 400$
$XR = 100$
AC

Address	Memory
200	Load to AC
201	Address = 500
202	Next instruction
399	450
400	700
500	800
600	900
702	325
800	300

Numerical example for addressing modes.

OPCODE	500
--------	-----


$$\text{PC-Relative} = \text{PC} + \text{AF @ offset}$$

AM value [Relative Value]

$$= 202 + 500$$

$$= \cancel{702}$$

Addressing Mode	Effective Address	Content Of AC
Direct address	500	800
Immediate Operand	201	500
Indirect Address	800	300
Relative address	702	325
Indexed address	600	900
Register	--	400
Register Indirect	400	700
Autoincrement	400	700
Autodecrement	399	450



Address	Memory
200	Load to AC Mode
201	Address = 500
202	Next instruction
399	450
400	700
500	800
600	900
702	325
800	300

Numerical example for addressing modes.

Eight addressing modes for the load instruction

Mode	Assembly Convention	Register Transfer
Direct address	LD ADR	$AC \leftarrow M[ADR]$
Indirect address	LD @ADR	$AC \leftarrow M[M[ADR]]$
Relative address	LD \$ADR	$AC \leftarrow M[PC + ADR]$
Immediate operand	LD#NBR	$AC \leftarrow NBR$
Index addressing	LD ADR(X)	$AC \leftarrow M[ADR + XR]$
Register	LD R1	$AC \leftarrow R1$
Register indirect	LD (R1)	$AC \leftarrow M[R1]$
Autoincrement	LD (R1)+	$AC \leftarrow M[R1], R1 \leftarrow R1 + 1$

Q.5

The memory locations 1000, 1001 and 1020 have data values 18, 1 and 16 respectively before the following program is executed.

[GATE - 2006: 2 Mark]

$M(1000 + R_s)$.

MOVI	Rs, 1	Move immediate
LOAD	Rd, <u>1000(Rs)</u>	Load from memory
ADD I	Rd, 1000	Add immediate
STOREI	<u>0(Rd), 20</u>	Store immediate

Which of the statements below is TRUE after the program is executed?

- A** Memory location 1000 has value 20
- B** Memory location 1020 has value 20
- C** Memory location 1021 has value 20
- D** Memory location 1001 has value 20

Q.7

The absolute addressing mode

[GATE - 2002: 1 Mark]

P
W

- A** The operand is inside the instruction
- B** The address of the operand is inside the instruction
- C** The register containing the address of the operand is specified inside the instruction.
- D** The location of the operand is implicit.

Q. 8

A CPU has 24-bit instructions. A program starts at address 300

(in decimal). Which one of the following is a legal program counter
(all values in decimal)?

[GATE-1 Marks]

- (a) 400
- (b) 500
- (c) 600
- (d) 700

COMMON DATA QUESTION (9 -10)

Consider the following program segment, Here R1, R2 and R3 are the general purpose register.

Instruction	Operation	Instruction size (no. of words)
MOV R1, (3000)	$R1 \leftarrow M[3000]$ $R_1 = 10$	2
LOOP;		
MOV R2, M[R3]	$R2 \leftarrow M[R3]$	1
ADD R2, R1	$R2 \leftarrow R1 + R2$	1
MOV (R3), R2	$M[R3] \leftarrow R2$	1
INC R3	$R3 \leftarrow R3 + 1$	1
DEC R1	$R1 \leftarrow R1 - 1$	1
BNZ LOOP	Branch on not zero	2
HALT		Stop

Assume that the content of memory location 3000 is 10 and the content of the Register R3 is 2000. The content of each of the memory locations from 2000 to 2010 is 100. The program is loaded from the memory location 1000. All the Numbers are in decimal.

Q.9

Assume that the memory is word addressable. The number of memory references for accessing the data in executing the program completely is

[2 marks]

- (a) 10
- (b) 11
- (c) 20
- (d) 21

COMMON DATA QUESTION (9 - 10)

Consider the following program segment, Here R1, R2 and R3 are the general purpose register.

Instruction	Operation	Instruction size (no. of words)
MOV R1, (3000)	$R1 \leftarrow M[3000]$ [R=10]	2
LOOP:		
MOV R2, M[R3]	$R2 \leftarrow M[R3]$	1
ADD R2, R1	$R2 \leftarrow R1 + R2$	1
MOV (R3), R2	$M[R3] \leftarrow R2$	1
INC R3	$R3 \leftarrow R3 + 1$	1
DEC R1	$R1 \leftarrow R1 - 1$	1
BNZ LOOP	Branch on not zero	2
HALT		Stop

Assume that the content of memory location 3000 is 10 and the content of the Register R3 is 2000. The content of each of the memory locations from 2000 to 2010 is 100. The program is loaded from the memory location 1000. All the Numbers are in decimal.

Q.10 Assume that the memory is word addressable. After the execution of this program, the content of memory location 2010 is [2 marks]

- (a) 100
- (b) 101
- (c) 102
- (d) 110

Transfer of Control AM

TOC AM focus on Instruction. } → PC Relative AM | Relative AM
} Base Ref. AM.

Conditional TOC

④ JNZ

④ JZ

⋮

Unconditional TOC.

④ JMP χ ← Target Address

HALT

goto

.

Branch Instruction

JMP

Skip

Branch

goto

TA : Target Address

BA : Branch Address

EA: Effective Address

PC Relative AM

$$\text{Target Address} = \frac{\text{Current PC Value}}{\text{A.F (OFFSET)}} + \text{(Relative value.)}$$

Relative Value = +ve [Forward Jumping/Branching]
- -ve [Back ward Jumping/Branching].

Transfer of Control AM

PC Relative AM

1000 I_1
1001 I_2

1002 $I_3 \rightarrow$

1003 I_4

:

:

1051
1052

I_{5L}
 I_{52}

Targed Inst.

After Fetch \rightarrow PC: 1001

After Fetch \rightarrow 1002

When I_3 Fetch: [PC: 1003]

When I_3 Decode
(Execute)

PC: ~~1003~~

PC: 1051

PC \leftarrow Target Address

Target
address

Target Address = Current PC Value + Relative Value


1051 = 1003 + Relative Value

Relative value:

$1051 - 1003 = 48$

Transfer of Control AM

PC Relative AM



$$T.A = \frac{PC}{Value} + \frac{\text{Relative Value}}{Value}$$

$$1002 = 1052 + \frac{\text{Relative Value}}{Value}$$

$$\frac{\text{Relative Value}}{Value} = 1002 - 1052$$


= -50 Backward Aug Jumping.

I₅₁ Fetch PC : 1052

But I₅₁ Execute : PC : ~~1052~~ 1002

Transfer of Control AM

Conditional Branch



So Target address is
the Next Sequential Instn.

PC: 1004

Not Change [Condition False]

Instruction Cycle

① Fetch Cycle

~~Execute~~ ② Decode the Instr

↓ if

Branch
Instruction

Conditional
Branch (TOC)

(e.g. JNZ
JZ)

Unconditional
TOC.
(JMP & HALT)


BF
JMP
goto
skip
JNZ
JZ etc

At the time execution
Condition True @ False.

PC Relative AM



Uncondition TOC (Branch)



PC Relative AM



In Relative AM

$$\text{Target Address} = \text{Current PC Value} + \text{Relative Value.}$$


PC Relative AM

EA = Current PC Value + Address field value(Relative Value)

In this Mode Effective Address(EA) is obtained by adding the Relative Value to Program Counter(PC)

Relative Value means distance between current location to target location.
It is a Constant(Signed Constant), present in the address field of the instruction.

PC Relative AM is used intra segment transfer of control(branching) when target address is present in same segment then during program execution control will be transferred with in the segment called intra segment branching.



Base Register AM

EA = Base register Value + Address field value

Base Register AM is used inter segment transfer of control(branching),
when target address is present in different segment then during program
execution control will be transferred between the segment called inter
segment branching.

Note

Note: Both PC relative AM & Base Register AM are suitable for program
reallocation at run time.

Q.

Consider a 4 Byte long pc relative instruction is located in the memory with the starting address of 243048(Decimal). A -8 sign Displacement is present in the address field of the instruction . What is the branch address(Target address)?


Starting Address = 243048

Instn Size = 4Byte

Relative Value = -8

$$\begin{aligned} \text{Target Add} &= \text{PC Value} + \text{Relative Value} \\ &= 243052 - 8 \end{aligned}$$

$-8 \rightarrow$ Backward Branch



Q.

Consider a 4 Byte long Jump instruction stored in the word addressable memory with a word size of 16bits. The starting address of instruction is 900(Decimal). A address field contain -32 content of base register is 500. What is the branch address(Target address) when the instruction is designed with

- (i) PC Relative Addressing Modes
- (ii) Base Register Addressing Modes

Instruction Size = 4 Byte

Word Size = 16bit [2Byte]

Starting address = 900

Word addressable Mem.

1 Instn Size = 2 Words

Relative Value = -32

PC Value = 902


$$\begin{aligned} \text{Target Address} &= \text{PC Value} + \text{Relative Value} \\ &= 902 + (-32) \end{aligned}$$

Target address = 870 Any Any



Word Add.

Decoding $I_L \Rightarrow \underline{\text{Decoder}}$



Branch Instn
↓
PC - Relative Address.

$$\begin{aligned} \text{Target Address} &= \text{PC Value} + \text{A.F} \\ &\quad [\text{Relative Value}] \end{aligned}$$

$$= 902 - 32$$

$$\begin{aligned} \text{Target Address} &= 870 \end{aligned}$$

Base Register = 500.

$$\begin{aligned} \text{Target Address} &= \text{B.R Value} + \text{Relative Value} \\ &= 500 + (-32) \end{aligned}$$

$$= 500 - 32$$

$$= 468 \underline{\underline{\text{Ans}}}$$

Q.

Consider a 16bits which support 1 word long instruction, stored in the memory with a starting address of 900(Decimal). Instruction format contain 8bit Opcode & Address field. Instruction is designed with PC Relative JMP Operation.


During its execution control(Branch) will be transferred to an address 614(Decimal) then What is

- What is the Relative Value in Address field of the instruction?
- What is the PC Value before instruction fetch, after instruction fetch and after Execution phase?

Sol:

16 bit Instrn = 1 Word = 16 bit

Starting Add = 900



PC Value = 902

Target Addr = 614

Target Addr = PC Value + Relative Value

614 = 902 + Relative Value

Relative Value = 614 - 902
= -288 Ans

(i) Before Fetch

PC: 900

After Instruction Fetch

PC: 902

AFTER Execution

PC: 614

Consider the following instruction sequence where registers R1, R2 and R3 are general purpose and MEMORY [X] denotes the content at the memory location X.

Instruction	Semantics		Instruction Size (bytes)
MOV R1, (5000)	R1 \leftarrow MEMORY [5000]	1000 – 1003	4
MOV R2, (R3)	R2 \leftarrow MEMORY [R3]	1004 – 1007	4
ADD R2, R1	R2 \leftarrow R1 + R2	1008 – 1009	2
MOV (R3), R2	MEMORY [R3] \leftarrow R2	1010 – 1013	4
INC R3	R3 \leftarrow R3 + 1	1014 – 1015	2
DEC R1	R1 \leftarrow R1 - 1	1016 – 1017	2
BNZ 1004	Branch if not zero to the given absolute address	1018 – 1019	2
HALT	Stop	1020	1

Condition Branching

Assume that the content of the memory location 5000 is 10, and the content of the register R3 is 3000. The content of each of the memory locations from 3000 to 3010 is 50. The instruction sequence starts from the memory location 1000. All the numbers are in decimal format. Assume that the memory is byte addressable.

After the execution of the program, the content of memory location 3010 is ____.

3000	50	60
3001	50	59
3002	50	58
3003	50	57
3004	50	56
05	50	55
06	50	54
07	50	53
08	50	52
09	50	51
3010	50	50

[GATE-2021(Set-1)-CS: 2M]

Avg(50)

Consider a RISC machine where each instruction is exactly 4 bytes long. Conditional and unconditional branch instructions use PC-relative addressing mode with Offset specified in bytes to the target location of the branch instruction. Further the Offset is always with respect to the address of the next instruction in the program sequence. Consider the following instruction sequence

Assume Starting Address 1000.

Instr. No	Instruction	
i	add R2, R3, R4	1000 - 1003
i + 1	sub R5, R6, R7	1004 - 1007
i + 2	cmp R1, R9, R10	1008 - 1011
i + 3	<u>beq R1, Offset</u>	1012 - 1015

Target address = 1000

$$1000 = 1016 + \text{Relative Value (Offset)}$$

$$\text{Offset} = -16 \quad \text{Ans}$$

If the target of the branch instruction is i, then the decimal value of the Offset is ____.

PC = 1016

[GATE-2017 (Set-1)-CS: 2M]

For computers based on three-address instruction formats, each address field can be used to specify which of the following:

- S1: A memory operand
- S2: A processor register
- S3: An implied accumulator register

OP ~~WDE~~ Itself.


acc. is Special [GATE-2015(Set-1)-CS: 1M]
Purpose Register Implicit Access, No explicit
Address Required.

- A Either S1 or S2
- C Only S2 and S3

- B Either S2 or S3
- D All of S1, S2 and S3

Consider evaluating the following expression tree on a machine with load-store architecture in which memory can be accessed only through load and store instructions. The variables a, b, c, d and e are initially stored in memory. The binary operators used in this expression tree can be evaluated by the machine only when the operands are in registers. The instructions produce result only in a register. If no intermediate results can be stored in memory, what is the minimum number of registers needed to evaluate this expression?

- A 2
- B 9
- C 5
- D 3/



LOAD R₁ C
 LOAD R₂ D
 ADD R₁ R₂ R₃ [R₃ ← C+d]
 LOAD R₂ e
 SUB R₂ R₃ R₁ [R₂ ← e - (C+d)]
 Load R₁ a
 Load R₂ b
 SUB R₁ R₁ R₃; R₁ = a - b

[GATE-2011-CS: 2M]

ADD R₃ R₁ R₂
 ER
 ADD R₁ R₁ R₂
 DR
 ADD R₂ R₁ R₂

The program below uses six temporary variables a, b, c, d, e, f.

```
a = 1
b = 10
c = 20
d = a + b
2e = c + d
f = c + e
4b = c + e
5e = b + f
6d = 5 + e
7return d + f
```

| Assuming that all operations take their operands from registers, what is the minimum number of registers needed to execute this program without spilling?

[GATE-2010-CS: 2M]

- A 2
- B 3
- C 4
- D 6

$$\begin{aligned} -R_1 &= a \quad (\perp) \\ -R_2 &= b \quad (\perp D) \\ \underline{R_3 = c} & \quad (20) \end{aligned}$$

$$\begin{aligned} a &= 1 \\ b &= 10 \\ C &= 20 \end{aligned}$$

$$I. \underline{d = a + b}$$

$$II. e = c + d$$

$$\begin{aligned} III. \underline{b = c + e} \\ IV. b = c + e \end{aligned}$$

$$V. e = b + f$$

$$VI. d = 5 + e$$

$$VII. \text{return } d + f$$

$$I. R_L \leftarrow R_L + R_2 \quad R_1(d)$$

$$II. R_L \leftarrow R_3 + R_L \quad \underline{R_1(e)}$$

$$III. R_2 \leftarrow R_3 + R_1$$

$$IV. R_2 \leftarrow R_3 + R_1 \quad R_2(b)$$

$$V. R_L \leftarrow R_2 + R_2 \quad R_1(e)$$

$$VI. R_3 \leftarrow 5 + R_L \quad R_3(d)$$

$$VII. \text{Return } R_3 \quad R_2$$

3 Register

$$\begin{aligned} & III. R_2 \leftarrow R_3 + R_1 \\ @& IV. R_3 \leftarrow R_3 + R_1 \\ & R_3 \quad R_2 \end{aligned}$$

Assume that $EA = (X) +$ is the effective address equal to the contents of location X , with X Incremented by one word length after the effective address is calculated; $EA = -(X)$ is the effective address equal to the contents of location X , with X decremented by one word length before the effective address is calculated; $EA = (X) -$ is the effective address equal to the contents of location X , with X decremented by one word length after the effective address is calculated. The format of the instruction is (opcode, source, destination), which means $(\text{destination} \leftarrow \text{source op destination})$. Using X as a stack pointer, which of the following instructions can pop the top two elements from the stack, perform the addition operation and push the result back to the stack.

[GATE-2008-CS: 1M]

- A ADD $(X) -, (X)$
- C ADD $-(X), (X) +$

- B ADD $(X), (X) -$
- D ADD $-(X), (X)$

a ADD (X), X

b) ADD (X), (X)-

c) ADD (-X), (X)+

d) ADD (-X), X

@ ADD (X)-

M[1000] \in TOS(POP) 100 num X = 999

Now M[999] \in TOS(POP) 200

ALU

PUSH (X) \Rightarrow M[999] = 300 Ans


STACK

ADD \Rightarrow POP (TOS)

POP (TOS)

+

PUSH TOS.



STACK

Actually
Require

300 | 999 Ans

(A) ADD (X) $-$, X

(B) ADD (X), (X) $-$

(C) ADD ($-X$), (X) $+$

(d) ADD ($-X$), X .

$X = 1000$

b)

ADD

[1000] = 100

$X - [1000] = 100$ then $X = 999$

$M(999) = 200$

(C) $-X : M(999) = 200$

$X + \Rightarrow M(999) = 200$ then $X = 1000$


$M(1000) = 200 + 200$

(d) ADD ($-X$). X

$-X : 999 \Rightarrow 200$

$X : 999 = 200$

$M(X) = 200 + 200$



$X+$: Post Increment (first fetch the operand from location X , then increment)

$+X$: Pre Increment (first increment & fetch the operand from X .)

$X-$: Post Decrement

$-X$: Pre Decrement.

Type of Instn | operation (Instruction Set)

- ① Data Transfer Instn | operation.
- ② Data Manipulation Instn | operation
 - (i) Arithmetic operation (ADD, SUB, DIV, MUL, INC etc).
 - (ii) Logical operation (OR, NOR, AND XOR etc)
 - (iii) Shift & Rotate Operation [Arithmetical & logical shift]
- ③ Program Control Instn (TOC Instn).

**THANK
YOU!**

