## Rate Distribution - RUN1253 FPGA 0 FPGA 1 Rate [Hz]

**TDC Channel**