NOTES: UNLESS OTHERWISE SPECIFIED

1. SPECIFICATIONS/TOLERANCES:

A. FABRICATE PER IPC-6012, CLASS 2, USING PROVIDED DATA FILES 600-60538-01.TGZ

- B. ALL SPECIFICATIONS USED SHALL BE PER THEIR LATEST REVISIONS. C. THE DIMENSIONS OF CIRCUIT FEATURES IN THE PROVIDED DATA MAY BE ADJUSTED ONLY TO COMPENSATE FOR PROCESS TOLERANCES; ADDING, REMOVING OR RELOCATING CIRCUIT FEATURES, INCLUDING NON-FUNCTIONAL PADS, IS NOT ALLOWED, AND THE DESIGN OF ALL PLANE STRUCTURES MUST BE MAINTAINED TO ENSURE PROPER ELECTRICAL PERFORMANCE.
- D. REMOVE ALL BURRS AND BREAK SHARP EDGES, .381 [.015] MAX RADIUS.
- E. PARENTHETICAL INFORMATION IS FOR REFERENCE ONLY. F. REPAIR OF PCB DEFECTS IS NOT PERMITTED.

/2 \ DIELECTRIC MATERIAL:

- A. DIELECTRIC MATERIAL SHALL BE PER IS410 OR EQU1VALENT MUST CONFORM TO UL94V-0 (RoHS COMPLIANT EPOXY-GLASS).
- B. MINIMUM DIELECTRIC THICKNESS SHALL BE .051 [.002] FOR REFERENCED STACK-UP DIMENSIONS OF .076 [.003] OR GREATER; IPC-6012 REQUIREMENTS SHALL OTHERWISE APPLY. SINGLE-PLY CONSTRUCTION IS ALLOWED.
- C. SEE LAYER STACK-UP FOR REQUIRED COPPER WEIGHTS AND THE FINISHED PCB THICKNESS. IF SPECIFIED, 1/3 OZ. STARTING FOIL MAY BE ACHIEVED BY 1/2 OZ. FOIL REDUCTION.
- D. FINISHED PCB THICKNESS SHALL BE MEASURED OVER LANDS AND/OR CONDUCTORS NOT COVERED BY SOLDER MASK.

3. DRILLING:

- A. VIA DIAMETERS (TOL. = +.051/- DRILL DIAMETER [+.0020/- DRILL DIAMETER]) SHALL BE VERIFIED BEFORE PLATING; ALL OTHER HOLE DIAMETERS SHALL BE VERIFIED AT FINAL INSPECTION.
- B. LAYER-TO-LAYER MISREGISTRATION SHALL BE .127 [.005] MAXIMUM.

4. SOLDER MASK:

- A. APPLY LPI SOLDER MASK USING PROVIDED DATA.
- B. SOLDER MASK SHALL BE PER IPC-SM-840, CLASS T, COLOR BLUE.
- C. THE DIMENSIONS OF SOLDER MASK-DEFINED PADS ON PLANES AND/OR WIDE CONDUCTORS SHALL NOT BE MODIFIED.
- D. ENSURE ALL THE VIA HOLES ARE FILLED WITH SOLDER MASK TO ENSURE GOOD QUALITY OF SILK SCREEN PRINT.

- 5. MARKING: A. MARK PCB PER PROVIDED DATA USING SILKSCREEN OR AUTOMATED INJET
- PROCESSING WITH PERMANENT, NON-CONDUCTIVE INK, COLOR WHITE. B. SUPPLIER ID AND TRACEABILITY INFORMATION SHALL BE APPLIED USING
- PERMANENT, NON-CONDUCTIVE INK, COLOR WHITE.
- C. INK SHALL NOT BE APPLIED TO ANY SOLDERABLE SURFACE.

6. ELECTRICAL TEST:

- A. DESIGN VERIFICATION SHALL BE DONE PRIOR TO PCB FABRICATION USING SUPPLIED VALOR ODB++ DATABASE, OR GERBER DATA AND AN IPC-D-356 NETLIST.
- B. ALL PCBS SHALL BE 100% ELECTRICALLY TESTED FOR OPENS AND SHORTS USING PROVIDED DATA.
- C. APPLY TEST STAMP IN NON-LEGEND AREA ON REAR SIDE OF PCB; OK TO APPLY


TO PANEL RAILS IF SPACE DOES NOT PERMIT.

A. FINAL FINISH SHALL BE ELECTROLESS NICKEL/IMMERSION GOLD (ENIG) PER IPC-4552.

8. IMPEDANCE:

- A. IMPEDANCE TOLERANCE SHALL BE +/- 10%.
- B. SEE LAYER STACK-UP FOR IMPEDANCE REQUIREMENTS.
- 9. IF PANELIZATION SPECIFICATIONS ARE PROVIDED, THE PCBS SHALL BE DELIVERED IN PANEL FORM. HOWEVER, THESE SPECIFICATIONS MAY BE CHANGED AS REQUIRED BY THE CONTRACT MANUFACTURER TO SUPPORT VOLUME ASSEMBLY REQUIREMENTS.

1.0000 [25.4]




— PRIMARY SIDE MAYER 1 TOP (0.50z + PLATING) \_ PREPERG MILAYER 2 GROUND PLANE (10z) \_ CORE 63 mil M LAYER 3 VCC1 LAYER (10z) + / - 10% ☐ PREPERG 1.6 mm MAYER 4 VCC2 PLANE (10z) +/-0.1 LAYER 5 GROUND PLANE (10z) \_\_\_\_ PREPERG LAYER 6 BOTTOM (0.50z + PLATING)

DO NOT CHANGE MANUALLY

--- SECONDARY SIDE

198 CHAMPION COURT SAN JOSE, CA 95134 UNLESS OTHERWISE SPECIFIED (408) 943-2600 DO NOT SCALE DRAWING DIMENSIONS ARE IN METRIC EMBEDDED IN TOMORROW WITH INCHES IN BRACKETS APPROVALS DATE .XX ANGLES ±.13 ±.5° TITLE ±.064 ±.13  $\begin{bmatrix} \frac{1}{2} \cdot 005 \end{bmatrix} \qquad \begin{bmatrix} \frac{1}{2} \cdot 01 \end{bmatrix}$ HUSA 11/12/18 PCB FABRICATION, MATERIAL ENGINEER SEE BOM SEE BOM CY4533 BCR EVK KUMR 11/12/18 NEXT ASSY USED ON CHECKER APPLICATION HITS 11/12/18 | SIZE | CAGE CODE | CY P/N 610-60538-01 THE INFORMATION CONTAINED HEREIN IS CONFIDENTIAL AND PROPRIETARY TO CYPRESS SEMICONDUCTOR AND SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED SCALE PROJ. ENG. FOR ANY DESIGN, MANUFACTURE, OR OTHERWISE, EXCEPT WHEN 1/1 SUCH USER POSSESSES AUTHORIZATION FROM CYPRESS 1 OF 1 02 COMPUTER GENERATED DRAWING


FAB NOTES REV 06/09/18



CYPRESS MBEDDED IN TOMORROW

PROJECT: BOARD NAME: CY4533 BCR EVK
DRAWN BY: HUSA
LAYER: PRIMARY SIDE
DWG NO: 600-60538-01 REV: 02 PATE: 11/12/18

ART FILM - 02\_GND1





SAN JOSE, CA 95134 (408) 943-2600





PROJECT: BOARD NAME: CY4533 BCR EVK
DRAWN BY:HUSA
LAYER: SIGNAL LAYER
DWG NO: 600-60538-01 REV: 02 DATE: 11/12/18





LAYER: POWER LAYER SAN JOSE, CA 95134 (408) 943-2600

DWG NO: 600-60538-01


DRAWN BY:HUSA

TREV: 02

DATE: 11/12/18


PROJECT: BOARD NAME: CY4533 BCR EVK

ART FILM - 05\_GND2





SAN JOSE, CA 95134 (408) 943-2600 | PROJECT: BOARD NAME: CY4533 BCR EVK | DRAWN 8" HUSA | LAYER: GROUND2 LAYER | DWG NO: 600-60538-01 | REV: 02 | DATE: 11/12/18





SAN JOSE, CA 95134 (408) 943-2600 PROJECT: BOARD NAME: CY4533 BCR EVK

DRAWN BY:HUSA


LAYER: SECONDARY SIDE

DWG NO: 600-60538-01

REV: 02

PATE: 11/12/18


ART FILM - 07\_TOP\_SILK





PROJECT: BOARD NAME: CY4533 BCR EVK	
DRAWN BY:HUSA	
LAYER: PRIMARY SIDE SILKSCREEN	
DWG NO: 600-60538-01	REV: 02 DATE: 11/12/18


ART FILM - 08\_TOP\_MASK





PROJECT: BOARD NAME: CY4533 BCR E	VK
DRAWN BY:HUSA	
LAYER: PRIMARY SIDE SOLDERMASK	
DWG NO: 600-60538-01	REV: 02 DATE: 11/12/18


ART FILM - 09\_TOP\_PASTE





PROJECT: BOARD NAME: CY4533 BCR EVK			
DRAWN BY HUSA			
LAYER: PRIMARY SIDE SOLDERPASTE			
DWG NO: 600-60538-01	REV: 02	DATE: 11/12/18	

ART FILM - 10\_BOT\_SILK






SAN JOSE, CA 95134 (408) 943-2600 PROJECT: BOARD NAME: CY4533 BCR EVK

ORANN BY;HUSA

LAYER: SECONDARY SIDE SILKSCREEN

OWG NO: 600-60538-01 REV: 02 DATE: 11/12/18

ART FILM - 11\_BOT\_MASK






SAN JOSE, CA 95134 (408) 943-2600

PROJECT: BOARD NAME: CY4533 BCR EVK DRAWN BY: HUSA LAYER: SECONDARY SIDE SOLDERMASK REV: 02 DATE: 11/12/18 DWG NO: 600-60538-01

ART FILM - 12\_BOT\_PASTE





SAN JOSE, CA 95134 (408) 943-2600 PROJECT: BOARD NAME: CY4533 BCR EVK

DRAWN BY HUSA

LAYER: SECONDARY SIDE SOLDERPASTE

DWG NO: 600-60538-01 | REV: 02 | DATE: 11/12/18