ESP32-C3 Series

Datasheet Version 1.9

Ultra-Low-Power SoC with RISC-V Single-Core CPU 2.4 GHz Wi-Fi (802.11b/g/n) and Bluetooth® 5 (LE) Optional 4 MB flash in the chip's package QFN32 (5×5 mm) package

Including:

ESP32-C3

ESP32-C3FN4 - End of life

ESP32-C3FH4

ESP32-C3FH4AZ - Not Recommended for New Designs (NRND)


ESP32-C3FH4X - Recommended



Product Overview

ESP32-C3 is an low-power and highly-integrated MCU-based solution that supports 2.4 GHz Wi-Fi and Bluetooth® Low Energy (Bluetooth LE).

The functional block diagram of the SoC is shown below.



ESP32-C3 Functional Block Diagram

For more information on power consumption, see Section 4.1.3.6 Power Management Unit.

Features

Wi-Fi

- IEEE 802.11b/g/n-compliant
- Supports 20 MHz, 40 MHz bandwidth in 2.4 GHz band
- 1T1R mode with data rate up to 150 Mbps
- Wi-Fi Multimedia (WMM)
- TX/RX A-MPDU, TX/RX A-MSDU
- Immediate Block ACK
- Fragmentation and defragmentation
- Transmit opportunity (TXOP)
- Automatic Beacon monitoring (hardware TSF)
- Four virtual Wi-Fi interfaces
- Simultaneous support for Infrastructure BSS in Station mode, SoftAP mode, Station + SoftAP mode, and promiscuous mode
 - Note that when ESP32-C3 scans in Station mode, the SoftAP channel will change along with the Station channel
- Antenna diversity
- 802.11mc FTM

Bluetooth®

- Bluetooth LE: Bluetooth 5, Bluetooth mesh
- High power mode (20 dBm)
- Speed: 125 Kbps, 500 Kbps, 1 Mbps, 2 Mbps
- Advertising extensions
- Multiple advertisement sets
- Channel selection algorithm #2
- Internal co-existence mechanism between Wi-Fi and Bluetooth to share the same antenna

CPU and Memory

- 32-bit RISC-V single-core processor, up to 160 MHz
- CoreMark® score:
 - 1 core at 160 MHz: 407.22 CoreMark; 2.55 CoreMark/MHz
- 384 KB ROM
- 400 KB SRAM (16 KB for cache)

- 8 KB SRAM in RTC
- In-package flash (see details in Chapter 1 ESP32-C3 Series Comparison)
- SPI, Dual SPI, Quad SPI, and QPI interfaces that allow connection to multiple off-package flash
- Access to flash accelerated by cache
- Supports flash in-Circuit Programming (ICP)

Advanced Peripheral Interfaces

- 22 or 16 programmable GPIOs
- Digital interfaces:
 - Three SPI
 - Two UART
 - **-** I2C
 - **-** I2S
 - Remote control peripheral, with 2 transmit channels and 2 receive channels
 - LED PWM controller, with up to 6 channels
 - Full-speed USB Serial/JTAG controller
 - General DMA controller (GDMA), with 3 transmit channels and 3 receive channels
 - TWAI® controller compatible with ISO 11898-1 (CAN Specification 2.0)
- Analog interfaces:
 - Two 12-bit SAR ADCs, up to 6 channels
 - Temperature sensor
- Timers:
 - Two 54-bit general-purpose timers
 - Three digital watchdog timers
 - Analog watchdog timer
 - 52-bit system timer

Power Management

- Fine-resolution power control through a selection of clock frequency, duty cycle, Wi-Fi operating modes, and individual power control of internal components
- Four power modes designed for typical scenarios: Active, Modem-sleep, Light-sleep, Deep-sleep
- ullet Power consumption in Deep-sleep mode is 5 μA
- RTC memory remains powered on in Deep-sleep mode

Security

- Secure boot permission control on accessing internal and external memory
- Flash encryption memory encryption and decryption
- 4096-bit OTP, up to 1792 bits for users
- Cryptographic hardware acceleration:
 - AES-128/256 (FIPS PUB 197)
 - SHA Accelerator (FIPS PUB 180-4)
 - RSA Accelerator
 - Random Number Generator (RNG)
 - HMAC
 - Digital signature

RF Module

- Antenna switches, RF balun, power amplifier, low-noise receive amplifier
- Up to +21 dBm of power for an 802.11b transmission
- Up to +20 dBm of power for an 802.11n transmission
- Up to -105 dBm of sensitivity for Bluetooth LE receiver (125 Kbps)

Applications

With low power consumption, ESP32-C3 is an ideal choice for IoT devices in the following areas:

- Smart Home
- Industrial Automation
- Health Care
- Consumer Electronics
- Smart Agriculture

- POS Machines
- Service Robot
- Audio Devices
- Generic Low-power IoT Sensor Hubs
- Generic Low-power IoT Data Loggers

Note:

Check the link or the QR code to make sure that you use the latest version of this document: https://www.espressif.com/documentation/esp32-c3_datasheet_en.pdf



Contents

Featu		t Over	rview	2 3 5
1	ESF	932-C	3 Series Comparison	11
1.1	Nome	nclature	•	11
1.2	Comp	arison		11
2	Pin	S		12
2.1	Pin La	yout		12
2.2	Pin O	/erview		14
2.3	IO Pin	S		17
	2.3.1	IO MUX	Functions	17
	2.3.2	Analog F	Functions	19
	2.3.3	Restricti	ions for GPIOs	20
2.4	Analo	_		21
2.5	Power	r Supply		22
	2.5.1	Power P		22
	2.5.2	Power S		22
	2.5.3	•	wer-up and Reset	23
2.6	Pin Ma	apping Be	tween Chip and Flash	25
3	Boo	ot Con	nfigurations	26
3.1	Chip E	Boot Mode	e Control	27
3.2	ROM I	Messages	s Printing Control	27
4	Fun	ction	al Description	29
4.1	Syster		•	29
	4.1.1	Micropro	ocessor and Master	29
		4.1.1.1	High-Performance CPU	29
		4.1.1.2	GDMA Controller	29
	4.1.2	Memory	y Organization	29
		4.1.2.1	Internal Memory	30
		4.1.2.2	Off-package Flash	31
		4.1.2.3	Cache	31
		4.1.2.4	eFuse Controller	31

	4.1.3	System (Components	32
		4.1.3.1	IO MUX and GPIO Matrix	32
		4.1.3.2	Reset	32
		4.1.3.3	Clock	33
		4.1.3.4	Interrupt Matrix	33
		4.1.3.5	System Timer	34
		4.1.3.6	Power Management Unit	34
		4.1.3.7	Timer Group	36
		4.1.3.8	Watchdog Timers	36
		4.1.3.9	Permission Control	37
		4.1.3.10	System Registers	37
		4.1.3.11	Debug Assistant	38
	4.1.4	Cryptogr	aphy and Security Component	38
		4.1.4.1	AES Accelerator	38
		4.1.4.2	HMAC Accelerator	39
		4.1.4.3	RSA Accelerator	39
		4.1.4.4	SHA Accelerator	39
		4.1.4.5	Digital Signature	40
		4.1.4.6	External Memory Encryption and Decrypti	on 40
		4.1.4.7	Random Number Generator	41
4.2	Periph	erals		42
	4.2.1	Connect	ivity Interface	42
		4.2.1.1	UART Controller	42
		4.2.1.2	SPI Controller	42
		4.2.1.3	I2C Controller	43
		4.2.1.4	I2S Controller	44
		4.2.1.5	USB Serial/JTAG Controller	44
		4.2.1.6	Two-wire Automotive Interface	44
		4.2.1.7	LED PWM Controller	45
		4.2.1.8	Remote Control Peripheral	45
	4.2.2	Analog S	Signal Processing	46
		4.2.2.1	SAR ADC	46
		4.2.2.2	Temperature Sensor	46
4.3	Wirele	ss Commu	ınication	47
	4.3.1	Radio		47
		4.3.1.1	2.4 GHz Receiver	47
		4.3.1.2	2.4 GHz Transmitter	47
		4.3.1.3	Clock Generator	47
	4.3.2	Wi-Fi		48
		4.3.2.1	Wi-Fi Radio and Baseband	48
		4.3.2.2	Wi-Fi MAC	48
		4.3.2.3	Networking Features	49
	4.3.3	Bluetoot	h LE	49
		4.3.3.1	Bluetooth LE PHY	49
		4.3.3.2	Bluetooth LE Link Controller	49

5	Electrical Characteristics	50
5.1	Absolute Maximum Ratings	5C
5.2	Recommended Operating Conditions	50
5.3	VDD_SPI Output Characteristics	5
	DC Characteristics (3.3 V, 25 °C)	5 5
5.4		
5.5	ADC Characteristics	52
5.6	Current Consumption	52
	5.6.1 RF Current Consumption in Active Mode	52
	5.6.2 Current Consumption in Other Modes	53
5.7	Reliability	53
6	RF Characteristics	F. F.
		55
6.1	Wi-Fi Radio	55
	6.1.1 Wi-Fi RF Transmitter (TX) Characteristics	55
	6.1.2 Wi-Fi RF Receiver (RX) Characteristics	56
6.2	Bluetooth 5 (LE) Radio	57
	6.2.1 Bluetooth LE RF Transmitter (TX) Characteristics	57
	6.2.2 Bluetooth LE RF Receiver (RX) Characteristics	59
7	Packaging	62
App	pendix A - ESP32-C3 Consolidated Pin Overview	63
Rela	ated Documentation and Resources	64
Kev	vision History	65

List of Tables

1-1	ESP32-C3 Series Comparison	11
2-1	Pin Overview	14
2-2	Power-Up Glitches on Pins	16
2-3	Peripheral Signals Routed via IO MUX	17
2-4	IO MUX Pin Functions	17
2-5	Analog Signals Routed to Analog Functions	19
2-6	Analog Functions	19
2-7	Analog Pins	21
2-8	Power Pins	22
2-9	Voltage Regulators	22
2-10	Description of Timing Parameters for Power-up and Reset	24
2-11	Pin Mapping Between Chip and In-package Flash	25
3-1	Default Configuration of Strapping Pins	26
3-2	Description of Timing Parameters for the Strapping Pins	26
3-3	Chip Boot Mode Control	27
3-4	UARTO ROM Message Printing Control	28
3-5	USB Serial/JTAG ROM Message Printing Control	28
4-1	Components and Power Domains	35
5-1	Absolute Maximum Ratings	50
5-2	Recommended Operating Conditions	50
5-3	VDD_SPI Internal and Output Characteristics	51
5-4	DC Characteristics (3.3 V, 25 °C)	51
5-5	ADC Characteristics	52
5-6	ADC Calibration Results	52
5-7	Wi-Fi Current Consumption Depending on RF Modes	52
5-8	Current Consumption in Modem-sleep Mode	53
5-9	Current Consumption in Low-Power Modes	53
5-10	Reliability Qualifications	53
6-1	Wi-Fi Frequency	55
6-2	TX Power with Spectral Mask and EVM Meeting 802.11 Standards	55
6-3	TX EVM Test	55
6-4	RX Sensitivity	56
6-5	Maximum RX Level	57
6-6	RX Adjacent Channel Rejection	57
6-7	Bluetooth LE Frequency	57
6-8	Transmitter Characteristics - Bluetooth LE 1 Mbps	57
6-9	Transmitter Characteristics - Bluetooth LE 2 Mbps	58
6-10	Transmitter Characteristics - Bluetooth LE 125 Kbps	58
6-11	Transmitter Characteristics - Bluetooth LE 500 Kbps	59
6-12	Receiver Characteristics - Bluetooth LE 1 Mbps	59
6-13	Receiver Characteristics - Bluetooth LE 2 Mbps	60
6-14	Receiver Characteristics - Bluetooth LE 125 Kbps	60
6-15	Receiver Characteristics - Bluetooth LE 500 Kbps	61

List of Figures

1-1	ESP32-C3 Series Nomenclature	11
2-1	ESP32-C3、ESP32-C3FH4, and ESP32-C3FN4 Pin Layout (Top View)	12
2-2	ESP32-C3FH4X and ESP32-C3FH4AZ Pin Layout (Top View)	13
2-3	ESP32-C3 Power Scheme	23
2-4	Visualization of Timing Parameters for Power-up and Reset	23
3-1	Visualization of Timing Parameters for the Strapping Pins	27
4-1	Address Mapping Structure	30
4-2	Components and Power Domains	35
7-1	QEN32 (5x5 mm) Package	62

1 ESP32-C3 Series Comparison

1.1 Nomenclature




Figure 1-1. ESP32-C3 Series Nomenclature

1.2 Comparison

Table 1-1. ESP32-C3 Series Comparison

Ordering Code ¹	In-Package Flash ⁶	Ambient Temp. ² (°C)	Package (mm)	GPIO No. ⁴	Chip Revision ⁵
ESP32-C3 ³	_	−40 ~ 105	QFN32 (5*5)	22	v0.4
ESP32-C3FN4 (End of life)	4 MB	-40 ∼ 85	QFN32 (5*5)	22	v0.4
ESP32-C3FH4	4 MB	-40 ∼ 105	QFN32 (5*5)	22	v0.4
ESP32-C3FH4AZ (NRND)	4 MB	−40 ~ 105	QFN32 (5*5)	16	v0.4
ESP32-C3FH4X	4 MB	−40 ~ 105	QFN32 (5*5)	16	V1.1
(Recommended)	4 1010	<u> </u>	WI NOZ (3 3)	10	V 1.1

¹ For details on chip marking and packing, see Section 7 *Packaging*.

² Ambient temperature specifies the recommended temperature range of the environment immediately outside an Espressif chip.

³ ESP32-C3 requires an SPI flash off the chip's package. For details about SPI modes, see Section 2.6 *Pin Mapping Between Chip and Flash*.

⁴ SPIO/SPI1 pins for flash connection are not bonded for variants with 16 GPIOs.

⁵ All chip revisions have the same SRAM size, but chip revision v1.1 (i.e. ESP32-C3FH4X) has around 35 KB more available space for users than chip revision v0.4. Chip revision v1.1 depends on specific ESP-IDF versions, as detailed in Compatibility Advisory for ESP32-C3 Chip Revision v1.1. For how to identify chip revisions, please refer to ESP32-C3 Series SoC Errata.

⁶ For information about in-package flash, see also Section 4.1.2.1 *Internal Memory*. By default, the SPI flash on the chip operates at a maximum clock frequency of 80 MHz and does not support the auto suspend feature. If you have a requirement for a higher flash clock frequency of 120 MHz or if you need the flash auto suspend feature, please contact us.

2 Pins

2.1 Pin Layout




Figure 2-1. ESP32-C3, ESP32-C3FH4, and ESP32-C3FN4 Pin Layout (Top View)




Figure 2-2. ESP32-C3FH4X and ESP32-C3FH4AZ Pin Layout (Top View)

2.2 Pin Overview

The ESP32-C3 chip integrates multiple peripherals that require communication with the outside world. To keep the chip package size reasonably small, the number of available pins has to be limited. So the only way to route all the incoming and outgoing signals is through pin multiplexing. Pin muxing is controlled via software programmable registers (see ESP32-C3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix).

All in all, the ESP32-C3 chip has the following types of pins:

- **IO pins** with the following predefined sets of functions to choose from:
 - Each IO pin has predefined IO MUX functions see Table 2-4 IO MUX Functions
 - Some IO pins have predefined analog functions see Table 2-6 Analog Functions

Predefined functions means that each IO pin has a set of direct connections to certain signals from on-chip peripherals. During run-time, the user can configure which peripheral signal from a predefined set to connect to a certain pin at a certain time via memory mapped registers.

- Analog pins that have exclusively-dedicated analog functions see Table 2-7 Analog Pins
- Power pins that supply power to the chip components and non-power pins see Table 2-8 Power Pins

Table 2-1 Pin Overview gives an overview of all the pins. For more information, see the respective sections for each pin type below, or Appendix A - ESP32-C3 Consolidated Pin Overview.

Pin	Pin	Pin	Pin Providing	Pin S	ettings ⁵	Pin Funct	ion Sets ¹
No.	Name	Type	Power ²⁻⁴	At Reset	After Reset	IO MUX	Analog
1	LNA_IN	Analog					
2	VDD3P3	Power					
3	VDD3P3	Power					
4	XTAL_32K_P	10	VDD3P3_RTC			IO MUX	Analog
5	XTAL_32K_N	10	VDD3P3_RTC			IO MUX	Analog
6	GPIO2	Ю	VDD3P3_RTC	IE	IE	IO MUX	Analog
7	CHIP_EN	Analog					
8	GPIO3	Ю	VDD3P3_RTC	IE	IE	IO MUX	Analog
9	MTMS	Ю	VDD3P3_RTC		IE	IO MUX	Analog
10	MTDI	Ю	VDD3P3_RTC		IE	IO MUX	Analog
11	VDD3P3_RTC	Power					
12	MTCK	Ю	VDD3P3_CPU		IE ⁶	IO MUX	
13	MTDO	10	VDD3P3_CPU		IE	IO MUX	
14	GPI08	10	VDD3P3_CPU	IE	IE	IO MUX	
15	GPIO9	10	VDD3P3_CPU	IE, WPU	IE, WPU	IO MUX	
16	GPIO10	10	VDD3P3_CPU		IE	IO MUX	
17	VDD3P3_CPU	Power					
18	VDD_SPI 8 9	Power	VDD3P3_CPU			IO MUX	
19	SPIHD	10	VDD_SPI / VDD3P3_CPU	WPU	IE, WPU	IO MUX	
20	SPIWP	10	VDD_SPI / VDD3P3_CPU	WPU	IE, WPU	IO MUX	

Table 2-1. Pin Overview

Cont'd on next page

Pin Settings ⁵ Pin Pin Pin Pin Providing Pin Function Sets 1 Power ²⁻⁴ Type At Reset After Reset IO MUX Analog No. Name SPICS0 VDD SPI/VDD3P3 CPU WPU IE. WPU IO MUX 21 Ю **SPICLK** Ю VDD_SPI / VDD3P3_CPU WPU IE, WPU IO MUX 22 23 SPID Ю VDD_SPI / VDD3P3_CPU WPU IE, WPU IO MUX 24 **SPIQ** Ю VDD SPI / VDD3P3 CPU **WPU** IE, WPU IO MUX **GPI018** Ю VDD3P3 CPU IO MUX 25 Analog 26 **GPI019** Ю VDD3P3 CPU USB PU IO MUX Analog 27 **UORXD** IO VDD3P3 CPU IE. WPU IO MUX WPU 7 VDD3P3_CPU 28 **UOTXD** Ю IO MUX 29 XTAL_N Analog 30 XTAL P Analog 31 **VDDA** Power **VDDA** 32 Power 33 **GND** Power

Table 2-1 – cont'd from previous page

- 1. Bold marks the pin function set in which a pin has its default function in the default boot mode. See Section 3.1 Chip Boot Mode Control.
- 2. In column Pin Providing Power, regarding pins powered by VDD_SPI:
 - Power actually comes from the internal power rail supplying power to VDD_SPI. For details, see Section 2.5.2 Power
- 3. In column $\operatorname{\textbf{Pin}}$ $\operatorname{\textbf{Providing}}$ $\operatorname{\textbf{Power}}$, regarding pins powered by $\operatorname{VDD3P3_CPU}$ / $\operatorname{VDD_SPI}$:
 - Pin Providing Power (either VDD3P3_CPU or VDD_SPI) can be configured via a register, see ESP32-C3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix.
- 4. The default drive strength for each pin is as follows:
 - GPIO2, GPIO3, MTMS, and MTDI: 10 mA
 - GPIO18, GPIO19: 40 mA
 - All other pins: 20 mA
- 5. Column Pin Settings shows predefined settings at reset and after reset with the following abbreviations:
 - IE input enabled
 - WPU internal weak pull-up resistor enabled
 - WPD internal weak pull-down resistor enabled
 - USB_PU USB pull-up resistor enabled
 - By default, the USB function is enabled for USB pins (i.e., GPI018 and GPI019), and the pin pull-up is decided by the USB pull-up resistor. The USB pull-up resistor is controlled by USB_SERIAL_JTAG_DP/DM_PULLUP and the pull-up value is controlled by USB_SERIAL_JTAG_PULLUP_VALUE. For details, see ESP32-C3 Technical Reference Manual > Chapter USB Serial/JTAG Controller).
 - When the USB function is disabled, USB pins are used as regular GPIOs and the pin's internal weak pull-up and pull-down resistors are disabled by default (configurable by IO_MUX_FUN_ WPU/WPD). For details, see ESP32-C3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix.
- 6. Depends on the value of EFUSE_DIS_PAD_JTAG
 - 0 default value. Input enabled, and internal weak pull-up resistor enabled (IE & WPU)
 - 1 input enabled (IE)
- 7. Output enabled
- 8. By default VDD_SPI is the power supply pin for in-package and off-package flash. It can be reconfigured as a GPIO pin, if the chip is connected to an off-package flash, and this flash is powered by an external power supply. For details about reconfiguration, please refer to ESP32-C3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix.
- 9. For ESP32-C3FH4AZ and ESP32-C3FH4X, pins within the frame (namely pin 19 ~ pin 24) are not bonded, and are labelled as "not connected".

Some pins have glitches during power-up. See details in Table 2-2.

Table 2-2. Power-Up Glitches on Pins

Pin	Glitch ¹	Typical Time Period(ns)
MTCK	Low-level glitch	5
MTDO	Low-level glitch	5
GPIO10	Low-level glitch	5
UORXD	Low-level glitch	5
GPIO18	High-level glitch	50000

¹ Low-level glitch: the pin is at a low level output status during the time period;

High-level glitch: the pin is at a high level output status during the time period;

Pull-down glitch: the pin is at an internal weak pulled-down status during the time period;

Pull-up glitch: the pin is at an internal weak pulled-up status during the time period.

Please refer to Table 5-4 for detailed parameters about low/high-level and pull-down/up.

2.3 **IO Pins**

2.3.1 **IO MUX Functions**

The IO MUX allows multiple input/output signals to be connected to a single input/output pin. Each IO pin of ESP32-C3 can be connected to one of the three signals (IO MUX functions, i.e., FO-F2), as listed in Table 2-4 IO MUX Functions.

Among the three sets of signals:

- Some are routed via the GPIO Matrix (GPIO0, GPIO1, etc.), which incorporates internal signal routing circuitry for mapping signals programmatically. It gives the pin access to almost any peripheral signals. However, the flexibility of programmatic mapping comes at a cost as it might affect the latency of routed signals. For details about connecting to peripheral signals via GPIO Matrix, see ESP32-C3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix.
- Some are directly routed from certain peripherals (UOTXD, MTCK, etc.), including UARTO, JTAG, SPIO/1, and SPI2 - see Table 2-3 IO MUX Functions.

Pin Function Signal Description **UOTXD** Transmit data **UARTO** interface **UORXD** Receive data MTCK Test clock MTDO Test Data Out JTAG interface for debugging MTDI Test Data In **MTMS** Test Mode Select **SPIQ** Data out SPID Data in 3.3 V SPIO/1 interface for connection to in-package or off-package flash **SPIHD** Hold via the SPI bus. It supports 1-, 2-, 4-line SPI modes. See also Section **SPIWP** Write protect 2.6 Pin Mapping Between Chip and Flash **SPICLK** Clock SPICS... Chip select **FSPIQ** Data out **FSPID** Data in **FSPIHD** Hold SPI2 interface for fast SPI connection. It supports 1-, 2-, 4-line SPI **FSPIWP** Write protect modes **FSPICLK** Clock **FSPICSO** Chip select

Table 2-3. Peripheral Signals Routed via IO MUX

Table 2-4 IO MUX Functions shows the IO MUX functions of IO pins.

Table 2-4. IO MUX Pin Functions

Pin	IO MUX /		10	MUX Fund	tion 1, 2	, 3	
No.	GPIO Name ²	FO	Type ³	F1	Туре	F2	Туре
4	GPI00	GPI00	I/O/T	GPI00	I/O/T		

Cont'd on next page

IO MUX Function 1, 2, 3 IO MUX / Pin **GPIO** Type ³ No. FO Type F2 Type Name ² GPIO1 I/O/T GPI01 I/O/T 5 GPI01 GPI02 GPI02 I/O/T GPI02 I/O/T **FSPIQ** 11/0/T 6 8 GPIO3 GPIO3 I/O/T GPI03 I/O/T 11/0/T GPIO4 **MTMS** GPIO4 I/O/T **FSPIHD** 9 11 GPI05 **FSPIWP** GPI05 MTDI 11 I/O/T 11/0/T 10 **MTCK** 12 GPI06 11 GPI06 I/O/T **FSPICLK** 11/0/T 13 GPI07 **MTDO** O/T GPI07 I/O/T **FSPID** 11/0/T GPI08 GPI08 I/O/T GPI08 I/O/T GPI09 GPI09 I/O/T GPI09 I/O/T 15 **GPI010 GPI010** I/O/T **GPI010** I/O/T **FSPICSO** 11/0/T 16 18 GPIO11 GPIO11 I/O/T GPIO11 I/O/T 19 **GPI012** 11/0/T **GPI012** I/O/T 20 **GPI013** 11/0/T **GPI013** I/O/T 21 GPIO14 **SPICSO** O/T GPI014 I/O/T 22 **SPICLK** O/T **GPI015** I/O/T **GPI015** GPI016 SPID GPI016 23 11/0/T I/O/T GPIO17 **SPIQ** GPIO17 24 11/0/T I/O/T GPI018 GPIO18 I/O/T GPI018 I/O/T 25 26 **GPI019 GPI019** I/O/T **GPI019** I/O/T **GPI020 UORXD** 27 11 **GPI020** I/O/T

Table 2-4 - cont'd from previous page

GPI021

I/O/T

0

• I - input. O - output. T - high impedance.

UOTXD

28

GPI021

- I1 input; if the pin is assigned a function other than Fn, the input signal of Fn is always 1.
- IO input; if the pin is assigned a function other than Fn, the input signal of Fn is always 0.

¹ Bold marks the default pin functions in the default boot mode. See Section 3.1 Chip Boot Mode Control.

² Regarding highlighted cells, see Section 2.3.3 Restrictions for GPIOs.

³ Each IO MUX function (F_n , $n = 0 \sim 2$) is associated with a type. The description of type is as follows:

2.3.2 Analog Functions

Some IO pins also have analog functions, for analog peripherals (such as ADC) in any power mode. Internal analog signals are routed to these analog functions, see Table 2-5 Analog Functions.

Table 2-5. Analog Signals Routed to Analog Functions

Pin Function	Signal	Description
ADCCH	ADC1/2 channel signal	ADC1/2 interface
USB_D-	Data -	USB Serial/JTAG function
USB_D+	Data +	OSD Sendi/STAG TUTICTION
XTAL_32K_N	Negative clock signal	32 kHz external clock input/output
XTAL_32K_P	Positive clock signal	connected to ESP32-C3's crystal or oscillator

Table 2-6 Analog Functions shows the analog functions of IO pins.

Table 2-6. Analog Functions

Pin	Analog IO	Analog Function ²		
No.	Name ^{1, 2}	FO	F1	
4	GPI00	XTAL_32K_P	ADC1_CHO	
5	GPIO1	XTAL_32K_N	ADC1_CH1	
6	GPIO2		ADC1_CH2	
8	GPIO3		ADC1_CH3	
9	GPIO4		ADC1_CH4	
10	GPIO5		ADC2_CHO	
25	GPIO18	USB_D-		
26	GPIO19	USB_D+		

¹ Bold marks the default pin functions in the default boot mode. See Section 3.1 Chip Boot Mode Control.

² Regarding highlighted cells, see Section 2.3.3 Restrictions for GPIOs.

Restrictions for GPIOs 2.3.3

All IO pins of ESP32-C3 have GPIO pin functions. However, the IO pins are multiplexed and can be configured for different purposes based on the requirements. Some IOs have restrictions for usage. It is essential to consider the multiplexed nature and the limitations when using these IO pins.

In tables of this chapter, some pin functions are highlighted. The non-highlighted GPIO pins are recommended for use first. If more pins are needed, the highlighted GPIOs should be chosen carefully to avoid conflicts with important pin functions.

The highlighted IO pins have the following important pin functions:

- GPIO allocated for communication with in-package flash and NOT recommended for other uses. For details, see Section 2.6 Pin Mapping Between Chip and Flash.
- GPIO have one of the following important functions:
 - Strapping pins need to be at certain logic levels at startup. See Section 3 Boot Configurations.
 - USB_D+/- by default, connected to the USB Serial/JTAG Controller. To function as GPIOs, these pins need to be reconfigured.
 - JTAG interface often used for debugging. See Table 2-3 IO MUX Functions. To free these pins up, the pin functions USB D+/- of the ESP32-C3 Technical Reference Manual USB Serial/JTAG Controller can be used instead.
 - UART interface often used for debugging. See Table 2-3 IO MUX Functions.
 - ADC2 no restrictions, unless there is an on-going Wi-Fi connection. ADC2_CH... analog functions (see Table 2-6 Analog Functions) cannot be used with Wi-Fi simultaneously.

See also Appendix A - ESP32-C3 Consolidated Pin Overview.

2.4 Analog Pins

Table 2-7. Analog Pins

Pin	Pin	Pin	Pin
No.	Name	Туре	Function
1	LNA_IN	1/0	Low Noise Amplifier (RF LNA) input / output signals
7	CHIP EN	ı	High: on, enables the chip (powered up).
/	CHIP_EN	1	Low: off, disables the chip (powered down).
			Note: Do not leave the CHIP_EN pin floating.
29	XTAL_N	_	External clock input/output connected to the chip's crystal or
30	XTAL_P	_	oscillator. P/N means differential clock positive/negative.

2.5 Power Supply

2.5.1 Power Pins

The chip is powered via the power pins described in Table 2-8 Power Pins.

Table 2-8. Power Pins

Pin	Pin		Power Supply 1,2				
No.	Name	Direction	Power Domain / Other	IO Pins ³			
2	VDD3P3	Input	Analog power domain				
3	VDD3P3	Input	Analog power domain				
11	VDD3P3_RTC	Input	RTC and part of Digital power domains	RTC IO			
17	VDD3P3_CPU	Input	Digital power domain	Digital IO			
18	VDD SPI ⁴	Input	In-package flash (backup power line)				
10	VDD_3PI	Output	In-package and off-package flash	SPI IO			
31	VDDA	Input	Analog power domain				
32	VDDA	Input	Analog power domain				
33	GND	_	External ground connection				

¹ See in conjunction with Section 2.5.2 Power Scheme.

2.5.2 Power Scheme

The power scheme is shown in Figure 2-3 ESP32-C3 Power Scheme.

The components on the chip are powered via voltage regulators.

Table 2-9. Voltage Regulators

Voltage Regulator	Output	Power Supply
Digital	1.1 V	Digital power domain
Low-power	1.1 V	RTC power domain

² For recommended and maximum voltage and current, see Section 5.1 Absolute Maximum Ratings and Section 5.2 Recommended Operating Conditions.

³ Digital IO pins are those powered by VDD3P3_CPU, and RTC IO pins are those powered by VDD3P3_RTC and so on, as shown in Figure 2-3 *ESP32-C3 Power Scheme*. See also Table 2-1 *Pin Overview* > Column *Pin Providing Power*.

⁴ To configure VDD_SPI as input or output, see <u>ESP32-C3 Technical Reference Manual</u> > Chapter Low-power Management.




Figure 2-3. ESP32-C3 Power Scheme

2.5.3 Chip Power-up and Reset

Once the power is supplied to the chip, its power rails need a short time to stabilize. After that, CHIP_EN - the pin used for power-up and reset - is pulled high to activate the chip. For information on CHIP_EN as well as power-up and reset timing, see Figure 2-4 and Table 2-10.




Figure 2-4. Visualization of Timing Parameters for Power-up and Reset

Table 2-10. Description of Timing Parameters for Power-up and Reset

Parameter	Description	Min (μs)		
	Time reserved for the power rails of VDDA, VDD3P3,			
t_{STBL}	VDD3P3_RTC, and VDD3P3_CPU to stabilize before the CHIP_EN	50		
	pin is pulled high to activate the chip			
t_{RST}	Time reserved for CHIP_EN to stay below V_{IL_nRST} to reset the	50		
	chip (see Table 5-4)	50		

2.6 Pin Mapping Between Chip and Flash

Table 2-11 lists the pin mapping between the chip and flash for all SPI modes.

For chip variants with in-package flash (see Table 1-1 *Comparison*), the pins allocated for communication with in-package flash can be identified depending on the SPI mode used.

For off-package flash, these are the recommended pin mappings.

For more information on SPI controllers, see also Section 4.2.1.2 SPI Controller.

Notice:

It is not recommended to use the pins connected to flash for any other purposes.

Table 2-11. Pin Mapping Between Chip and In-package Flash

Pin	Pin	Pin Single SPI		Quad SPI / QPI	
No.	Name	Flash	Flash	Flash	
22	SPICLK	CLK	CLK	CLK	
21	SPICSO 1	CS#	CS#	CS#	
23	SPID	DI	DI	DI	
24	SPIQ	DO	DO	DO	
20	SPIWP	WP#	WP#	WP#	
19	SPIHD	HOLD#	HOLD#	HOLD#	

¹ CSO is for in-package flash

Boot Configurations 3

The chip allows for configuring the following boot parameters through strapping pins and eFuse bits at power-up or a hardware reset, without microcontroller interaction.

• Chip boot mode

- Strapping pins: GPIO2, GPIO8, and GPIO9

· ROM message printing

- Strapping pin: GPIO8

- eFuse parameters: EFUSE_UART_PRINT_CONTROL and EFUSE_USB_PRINT_CHANNEL

The default values of all the above eFuse bits are 0, which means that they are not burnt. Given that eFuse is one-time programmable, once an eFuse bit is programmed to 1, it can never be reverted to 0. For how to program eFuse bits, please refer to ESP32-C3 Technical Reference Manual > Chapter eFuse Controller.

The default values of the strapping pins, namely the logic levels, are determined by pins' internal weak pull-up/pull-down resistors at reset if the pins are not connected to any circuit, or connected to an external high-impedance circuit.

Table 3-1. Default Configuration of Strapping Pins

Strapping Pin	Default Configuration	Bit Value
GPIO2	Floating	_
GPIO8	Floating	_
GPIO9	Weak pull-up	1

To change the bit values, the strapping pins should be connected to external pull-down/pull-up resistances. If the ESP32-C3 is used as a device by a host MCU, the strapping pin voltage levels can also be controlled by the host MCU.

All strapping pins have latches. At system reset, the latches sample the bit values of their respective strapping pins and store them until the chip is powered down or shut down. The states of latches cannot be changed in any other way. It makes the strapping pin values available during the entire chip operation, and the pins are freed up to be used as regular IO pins after reset.

The timing of signals connected to the strapping pins should adhere to the setup time and hold time specifications in Table 3-2 and Figure 3-1.

Table 3-2. Description of Timing Parameters for the Strapping Pins

Parameter	Description	Min (ms)			
+	Setup time is the time reserved for the power rails to stabilize be-				
t_{SU}	fore the CHIP_EN pin is pulled high to activate the chip.				
	Hold time is the time reserved for the chip to read the strapping				
t_H	pin values after CHIP_EN is already high and before these pins				
	start operating as regular IO pins.				




Figure 3-1. Visualization of Timing Parameters for the Strapping Pins

3.1 Chip Boot Mode Control

GPIO2, GPIO8, and GPIO9 control the boot mode after the reset is released. See Table 3-3 *Chip Boot Mode Control*.

Table 3-3. Chip Boot Mode Control

Boot Mode	GPIO2 ²	GPI08	GPI09	
SPI Boot	1	Any value	1	
Joint Download Boot ³	1	1	0	

¹ **Bold** marks the default value and configuration.

- USB-Serial-JTAG Download Boot
- UART Download Boot

In SPI Boot mode, the ROM bootloader loads and executes the program from SPI flash to boot the system.

In Joint Download Boot mode, users can download binary files into flash using UARTO or USB interface. It is also possible to download binary files into SRAM and execute it from SRAM.

In addition to SPI Boot and Joint Download Boot modes, ESP32-C3 also supports SPI Download Boot mode. For details, please see <u>ESP32-C3 Technical Reference Manual</u> > Chapter Chip Boot Control.

3.2 ROM Messages Printing Control

During the boot process, the messages by the ROM code can be printed to:

• (Default) UARTO and USB Serial/JTAG controller

² GPIO2 actually does not determine SPI Boot and Joint Download Boot mode, but it is recommended to pull this pin up due to glitches.

³ Joint Download Boot mode supports the following download methods:

- UARTO
- USB Serial/JTAG controller

EFUSE_UART_PRINT_CONTROL and GPIO8 control ROM messages printing to **UARTO** as shown in Table 3-4 *UARTO ROM Message Printing Control*.

Table 3-4. UARTO ROM Message Printing Control

UARTO ROM Code Printing	EFUSE_UART_PRINT_CONTROL	GPI08
	0	Ignored
Enabled	1	0
	2	1
	1	1
Disabled	2	0
	3	Ignored

¹ **Bold** marks the default value and configuration.

EFUSE_USB_PRINT_CHANNEL controls the printing to **USB Serial/JTAG controller** as shown in Table 3-5 *USB Serial/JTAG ROM Message Printing Control*.

Table 3-5. USB Serial/JTAG ROM Message Printing Control

USB Serial/JTAG ROM Code Printing	EFUSE_DIS_USB_SERIAL_JTAG ²	EFUSE_USB_PRINT_CHANNEL			
Enabled	0	0			
Disabled	0	1			
Disabled	1	Ignored			

¹ **Bold** marks the default value and configuration.

² EFUSE_DIS_USB_SERIAL_JTAG controls whether to disable USB Serial/JTAG.

4 Functional Description

4.1 System

This section describes the core of the chip's operation, covering its microprocessor, memory organization, system components, and security features.

4.1.1 Microprocessor and Master

This subsection describes the core processing units within the chip and their capabilities.

4.1.1.1 High-Performance CPU

ESP32-C3 has a low-power 32-bit RISC-V single-core microprocessor with the following features:

- four-stage pipeline that supports a clock frequency of up to 160 MHz
- RV32IMC ISA
- 32-bit multiplier and 32-bit divider
- up to 32 vectored interrupts at seven priority levels
- up to 8 hardware breakpoints/watchpoints
- up to 16 PMP regions
- JTAG for debugging

For details, see ESP32-C3 Technical Reference Manual > Chapter High-Performance CPU.

4.1.1.2 GDMA Controller

ESP32-C3 has a general DMA controller (GDMA) with six independent channels, i.e. three transmit channels and three receive channels. These six channels are shared by peripherals with DMA feature. The GDMA controller implements a fixed-priority scheme among these channels, whose priority can be configured.

The GDMA controller controls data transfer using linked lists. It allows peripheral-to-memory and memory-to-memory data transfer at a high speed. All channels can access internal RAM.

Peripherals on ESP32-C3 with DMA feature are SPI2, UHCIO, I2S, AES, SHA, and ADC.

For details, see ESP32-C3 Technical Reference Manual > Chapter GDMA Controller (DMA).

4.1.2 Memory Organization

This subsection describes the memory arrangement to explain how data is stored, accessed, and managed for efficient operation.

Figure 4-1 illustrates the address mapping structure of ESP32-C3.




Figure 4-1. Address Mapping Structure

Note:

The memory space with gray background is not available for use.

4.1.2.1 Internal Memory

ESP32-C3's internal memory includes:

- 384 KB of ROM: for booting and core functions
- 400 KB of on-chip SRAM: for data and instructions, running at a configurable frequency of up to 160 MHz. Of the 400 KB SRAM, 16 KB is configured for cache
- RTC FAST memory: 8 KB of SRAM that can be accessed by the main CPU. It can retain data in Deep-sleep mode
- 4 Kbit of eFuse: 1792 bits are reserved for your data, such as encryption key and device ID

• In-package flash

- See flash size in Chapter 1 ESP32-C3 Series Comparison
- More than 100,000 program/erase cycles
- More than 20 years of data retention time
- Clock frequency up to 80 MHz by default

For details, see ESP32-C3 Technical Reference Manual > Chapter System and Memory.

4.1.2.2 Off-package Flash

ESP32-C3 supports SPI, Dual SPI, Quad SPI, and QPI interfaces that allow connection to multiple off-package flash, i.e. flash outside the chip's pacakge.

CPU's instruction memory space and read-only data memory space can map into the off-package flash of ESP32-C3, whose size can be 16 MB at most. ESP32-C3 supports hardware encryption/decryption based on XTS-AES to protect developers' programs and data in flash.

Through high-speed caches, ESP32-C3 can support at a time up to:

- 8 MB of instruction memory space which can map into flash as individual blocks of 64 KB. 8-bit, 16-bit and 32-bit reads are supported.
- 8 MB of data memory space which can map into flash as individual blocks of 64 KB. 8-bit, 16-bit and 32-bit reads are supported.

Note:

After ESP32-C3 is initialized, software can customize the mapping of off-package flash into the CPU address space.

For details, see ESP32-C3 Technical Reference Manual > Chapter System and Memory.

4.1.2.3 Cache

ESP32-C3 has an eight-way set associative cache. This cache is read-only and has the following features:

• size: 16 KB

• block size: 32 bytes

pre-load function

• lock function

critical word first and early restart

For details, see ESP32-C3 Technical Reference Manual > Chapter System and Memory.

4.1.2.4 eFuse Controller

The eFuse memory is a one-time programmable memory that stores parameters and user data, and the eFuse controller of ESP32-C3 is used to program and read this eFuse memory.

Feature List

- Configurable write protection
- Configurable read protection
- Various hardware encoding schemes against data corruption

For details, see ESP32-C3 Technical Reference Manual > Chapter eFuse Controller.

4.1.3 System Components

This subsection describes the essential components that contribute to the overall functionality and control of the system.

4.1.3.1 IO MUX and GPIO Matrix

ESP32-C3 has 22 or 16 GPIO pins which can be assigned various functions by configuring corresponding registers. Besides digital signals, some GPIOs can be also used for analog functions, such as ADC.

All GPIOs have selectable internal pull-up or pull-down, or can be set to high impedance. When these GPIOs are configured as an input, the input value can be read by software through the register. Input GPIOs can also be set to generate edge-triggered or level-triggered CPU interrupts. All digital IO pins are bi-directional, non-inverting and tristate, including input and output buffers with tristate control. These pins can be multiplexed with other functions, such as the UART, SPI, etc. For low-power operations, the GPIOs can be set to holding state.

The IO MUX and the GPIO matrix are used to route signals from peripherals to GPIO pins. Together they provide highly configurable I/O. Using GPIO Matrix, peripheral input signals can be configured from any IO pins while peripheral output signals can be configured to any IO pins.

For details, see ESP32-C3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix.

4.1.3.2 Reset

The ESP32-C3 chip provides four types of reset that occur at different levels, namely CPU Reset, Core Reset, System Reset, and Chip Reset. Except for Chip Reset, all reset types preserve the data stored in internal memory.

Feature List

- Support four reset levels:
 - CPU Reset: Only resets CPU core. Once such reset is released, the instructions from the CPU reset vector will be executed
 - Core Reset: Resets the whole digital system except RTC, including CPU, peripherals, Wi-Fi, Bluetooth® LE, and digital GPIOs
 - System Reset: Resets the whole digital system, including RTC
 - Chip Reset: Resets the whole chip
- Support software reset and hardware reset:

- Software Reset: The CPU can trigger a software reset by configuring the corresponding registers
- Hardware Reset: Hardware reset is directly triggered by the circuit

For details, see ESP32-C3 Technical Reference Manual > Chapter Reset and Clock.

4.1.3.3 Clock

For details, see ESP32-C3 Technical Reference Manual > Chapter Reset and Clock.

CPU Clock

The CPU clock has three possible sources:

- external main crystal clock
- fast RC oscillator (typically about 17.5 MHz, and adjustable)
- PLL clock

The application can select the clock source from the three clocks above. The selected clock source drives the CPU clock directly, or after division, depending on the application. Once the CPU is reset, the default clock source would be the external main crystal clock divided by 2.

Note:

ESP32-C3 is unable to operate without an external main crystal clock.

RTC Clock

The RTC slow clock is used for RTC counter, RTC watchdog and low-power controller. It has three possible sources:

- external low-speed (32 kHz) crystal clock
- internal slow RC oscillator (typically about 136 kHz, and adjustable)
- internal fast RC oscillator divided clock (derived from the fast RC oscillator divided by 256)

The RTC fast clock is used for RTC peripherals and sensor controllers. It has two possible sources:

- external main crystal clock divided by 2
- internal fast RC oscillator divide-by-N clock (typically about 17.5 MHz, and adjustable)

4.1.3.4 Interrupt Matrix

The Interrupt Matrix in the ESP32-C3 chip independently routes peripheral interrupt sources to the ESP-RISC-V CPU's peripheral interrupts, to timely inform CPU to process the coming interrupts.

Feature List

- Accept 62 peripheral interrupt sources as input
- Generate 31 CPU peripheral interrupts to CPU as output
- Query current interrupt status of peripheral interrupt sources

• Configure priority, type, threshold, and enable signal of CPU interrupts

For details, see ESP32-C3 Technical Reference Manual > Chapter Interrupt Matrix.

4.1.3.5 System Timer

ESP32-C3 integrates a 52-bit system timer, which has two 52-bit counters and three comparators. The system timer has the following features:

- counters with a fixed clock frequency of 16 MHz
- three types of independent interrupts generated according to alarm value
- two alarm modes: target mode and period mode
- 52-bit target alarm value and 26-bit periodic alarm value
- automatic reload of counter value
- counters can be stalled if the CPU is stalled or in OCD mode

For details, see ESP32-C3 Technical Reference Manual > Chapter System Timer.

4.1.3.6 Power Management Unit

The ESP32-C3 has an advanced Power Management Unit (PMU). It can be flexibly configured to power up different power domains of the chip to achieve the best balance between chip performance, power consumption, and wakeup latency.

Configuring the PMU is a complex procedure. To simplify power management for typical scenarios, there are the following **predefined power modes** that power up different combinations of power domains:

- Active mode The CPU, RF circuits, and all peripherals are on. The chip can process data, receive, transmit, and listen.
- Modem-sleep mode The CPU is on, but the clock frequency can be reduced. The wireless
 connections can be configured to remain active as RF circuits are periodically switched on when
 required.
- Light-sleep mode The CPU stops running, and can be optionally powered on. The chip can be woken up via all wake up mechanisms: MAC, RTC timer, or external interrupts. Wireless connections can remain active. Some groups of digital peripherals can be optionally shut down.
- Deep-sleep mode Only RTC is powered on. Wireless connection data is stored in RTC memory.

For power consumption in different power modes, see Section 5.6 Current Consumption.

Figure 4-2 Components and Power Domains and the following Table 4-1 show the distribution of chip components between power domains and power subdomains.




Figure 4-2. Components and Power Domains

Table 4-1. Components and Power Domains

Power	RTC	Digita	Digital				Analog				
Domain Power			CPU	Optional Digital	Wireless Digital		FOSC_	XTAL_	PLL	RF	
Mode				Periph	Circuits		CLK	CLK		Circuits	
Active	ON	ON	ON	ON	ON	ON	ON	ON	ON	ON	
Modem-sleep	ON	ON	ON	ON	ON ¹	ON	ON	ON	ON	OFF ²	
Light-sleep	ON	ON	OFF ¹	ON ¹	OFF ¹	ON	OFF	OFF	OFF	OFF ²	
Deep-sleep	ON	OFF	OFF	OFF	OFF	ON	OFF	OFF	OFF	OFF	

¹ Configurable, see the TRM.

For details, see ESP32-C3 Technical Reference Manual > Chapter Low-Power Management (RTC_CNTL).

 $^{^2}$ If Wireless Digital Circuits are on, RF circuits are periodically switched on when required by internal operation to keep active wireless connections running.

4.1.3.7 Timer Group

ESP32-C3 has two 54-bit general-purpose timers, which are based on 16-bit prescalers and 54-bit auto-reload-capable up/down-timers.

The timers' features are summarized as follows:

- a 16-bit clock prescaler, from 1 to 65536
- a 54-bit time-base counter programmable to be incrementing or decrementing
- able to read real-time value of the time-base counter
- halting and resuming the time-base counter
- programmable alarm generation
- level interrupt generation

For details, see ESP32-C3 Technical Reference Manual > Chapter Timer Group (TIMG).

4.1.3.8 Watchdog Timers

For details, see ESP32-C3 Technical Reference Manual > Chapter Watchdog Timers.

Digital Watchdog Timers

ESP32-C3 contains three digital watchdog timers: one in each of the two timer groups (called Main System Watchdog Timers, or MWDT) and one in the RTC module (called the RTC Watchdog Timer, or RWDT).

During the flash boot process, RWDT and the MWDT in timer group 0 (TIMGO) are enabled automatically in order to detect and recover from booting errors.

Digital watchdog timers have the following features:

- four stages, each with a programmable timeout value. Each stage can be configured, enabled and disabled separately
- interrupt, CPU reset, or core reset for MWDT upon expiry of each stage; interrupt, CPU reset, core reset, or system reset for RWDT upon expiry of each stage
- 32-bit expiry counter
- write protection, to prevent RWDT and MWDT configuration from being altered inadvertently
- flash boot protection
 If the boot process from an SPI flash does not complete within a predetermined period of time, the watchdog will reboot the entire main system.

Analog Watchdog Timer

ESP32-C3 also has one analog watchdog timer: RTC super watchdog timer (SWD). It is an ultra-low-power circuit in analog domain that helps to prevent the system from operating in a sub-optimal state and resets the system if required.

SWD has the following features:

Ultra-low power

- Interrupt to indicate that the SWD timeout period is close to expiring
- Various dedicated methods for software to feed SWD, which enables SWD to monitor the working state
 of the whole operating system

4.1.3.9 Permission Control

ESP32-C3 includes a Permission Controller (PMS), which allocates the hardware resources (memory and peripherals) to two isolated environments, thereby realizing the separation of privileged and unprivileged environments.

Feature List

- Independent access management in a privileged environment and unprivileged environment
- Independent access management to internal memory, including
 - CPU access to internal memory
 - GDMA access to internal memory
- Independent access management to external memory, including
 - CPU to external memory via SPI1
 - CPU to external memory via Cache
- Independent access management to peripheral regions, including
 - CPU access to peripheral regions
 - Interrupt upon unsupported access alignment
- Address splitting for more flexible access management
- Register locks to secure the integrity of access management related registers
- Interrupt upon unauthorized access

For details, see ESP32-C3 Technical Reference Manual > Chapter Permission Control (PMS).

4.1.3.10 System Registers

The System Registers in the ESP32-C3 chip are used to configure various auxiliary chip features.

Feature List

- Control system and memory
- Control clock
- Control software interrupt
- Control low-power management
- Control peripheral clock gating and reset

For details, see ESP32-C3 Technical Reference Manual > Chapter System Registers (HP_SYSREG).

4.1.3.11 **Debug Assistant**

The Debug Assistant provides a set of functions to help locate bugs and issues during software debugging. It offers various monitoring capabilities and logging features to assist in identifying and resolving software errors efficiently.

Feature List

- Read/write monitoring: Monitors whether the CPU bus has read from or written to a specified address space. A detected read or write will trigger an interrupt.
- Stack pointer (SP) monitoring: Monitors whether the SP exceeds the specified address space. A bounds violation will trigger an interrupt.
- Program counter (PC) logging: Records PC value. The developer can get the last PC value at the most recent CPU reset.
- Bus access logging: Records the information about bus access. When the CPU or DMA writes a specified value, the Debug Assistant module will record the address and PC value of this write operation, and push the data to the SRAM.

For details, see ESP32-C3 Technical Reference Manual > Chapter Debug Assistant (ASSIST_DEBUG).

Cryptography and Security Component

This subsection describes the security features incorporated into the chip, which safeguard data and operations.

4.1.4.1 AES Accelerator

ESP32-C3 integrates an Advanced Encryption Standard (AES) accelerator, which is a hardware device that speeds up computation using AES algorithm significantly, compared to AES algorithms implemented solely in software. The AES accelerator integrated in ESP32-C3 has two working modes, which are Typical AES and DMA-AES.

Feature List

- Typical AES working mode
 - AES-128/AES-256 encryption and decryption
- DMA-AES working mode
 - AES-128/AES-256 encryption and decryption
 - Block cipher mode
 - * ECB (Electronic Codebook)
 - * CBC (Cipher Block Chaining)
 - * OFB (Output Feedback)
 - * CTR (Counter)
 - * CFB8 (8-bit Cipher Feedback)

- * CFB128 (128-bit Cipher Feedback)
- Interrupt on completion of computation

For details, see ESP32-C3 Technical Reference Manual > Chapter AES Accelerator (AES).

4.1.4.2 HMAC Accelerator

The HMAC Accelerator (HMAC) module is designed to compute Message Authentication Codes (MACs) using the SHA-256 Hash algorithm and keys as described in RFC 2104. It provides hardware support for HMAC computations, significantly reducing software complexity and improving performance.

Feature List

- Standard HMAC-SHA-256 algorithm
- Hash result only accessible by configurable hardware peripheral (in downstream mode)
- Compatible to challenge-response authentication algorithm
- Generates required keys for the Digital Signature (DS) peripheral (in downstream mode)
- Re-enables soft-disabled JTAG (in downstream mode)

For details, see the ESP32-C3 Technical Reference Manual > Chapter HMAC Accelerator.

RSA Accelerator 4.1.4.3

The RSA accelerator provides hardware support for high-precision computation used in various RSA asymmetric cipher algorithms, significantly improving their run time and reducing their software complexity. Compared with RSA algorithms implemented solely in software, this hardware accelerator can speed up RSA algorithms significantly.

Feature List

- Large-number modular exponentiation with two optional acceleration options, operands width up to 3072 bits
- Large-number modular multiplication, operands width up to 3072 bits
- Large-number multiplication, operands width up to 1536 bits
- Operands of different widths
- Interrupt on completion of computation

For details, see the ESP32-C3 Technical Reference Manual > Chapter RSA Accelerator.

4.1.4.4 SHA Accelerator

The SHA Accelerator (SHA) is a hardware device that speeds up SHA algorithm significantly, compared to SHA algorithm implemented solely in software. The SHA accelerator integrated in ESP32-C3 has two working modes, which are Typical SHA and DMA-SHA.

Feature List

- The following hash algorithms introduced in FIPS PUB 180-4 Spec.
 - SHA-1
 - SHA-224
 - SHA-256
- Two working modes
 - Typical SHA
 - DMA-SHA
- Interleaved function when working in Typical SHA working mode
- Interrupt function when working in DMA-SHA working mode

For more details, see the ESP32-C3 Technical Reference Manual > Chapter SHA Accelerator (SHA).

4.1.4.5 **Digital Signature**

The Digital Signature (DS) module in the ESP32-C3 chip generates message signatures based on RSA with hardware acceleration.

Feature List

- RSA digital signatures with key length up to 3072 bits
- Encrypted private key data, only decryptable by DS module
- SHA-256 digest to protect private key data against tampering by an attacker

For more details, see the ESP32-C3 Technical Reference Manual > Chapter Digital Signature (DS).

External Memory Encryption and Decryption

The External Memory Encryption and Decryption (XTS_AES) module in the ESP32-C3 chip provides security for users' application code and data stored in the external memory (flash).

Feature List

- General XTS_AES algorithm, compliant with IEEE Std 1619-2007
- Software-based manual encryption
- High-speed auto decryption, without software's participation
- Encryption and decryption functions jointly determined by registers configuration, eFuse parameters, and boot mode

For more details, see the ESP32-C3 Technical Reference Manual > Chapter External Memory Encryption and Decryption (XTS_AES).

Random Number Generator 4.1.4.7

The Random Number Generator (RNG) in the ESP32-C3 is a true random number generator that generates 32-bit random numbers for cryptographic operations from a physical process.

Feature List

- RNG entropy source
 - Thermal noise from high-speed ADC or SAR ADC
 - An asynchronous clock mismatch

For more details about the Random Number Generator, refer to the ESP32-C3 Technical Reference Manual > Chapter Random Number Generator (RNG).

Peripherals 4.2

This section describes the chip's peripheral capabilities, covering connectivity interfaces and on-chip sensors that extend its functionality.

4.2.1 **Connectivity Interface**

This subsection describes the connectivity interfaces on the chip that enable communication and interaction with external devices and networks.

4.2.1.1 UART Controller

ESP32-C3 has two UART interfaces, i.e. UARTO and UART1, which support IrDA and asynchronous communication (RS232 and RS485) at a speed of up to 5 Mbps. The UART controller provides hardware flow control (CTS and RTS signals) and software flow control (XON and XOFF). Both UART interfaces connect to GDMA via UHCIO, and can be accessed by the GDMA controller or directly by the CPU.

For details, see ESP32-C3 Technical Reference Manual > Chapter UART Controller (UART, LP UART).

Pin Assignment

The pins connected to transmit and receive signals (UOTXD and UORXD) for UARTO are multiplexed with GPIO21 ~ GPIO20 via IO MUX. Other signals can be routed to any GPIOs via the GPIO matrix.

For more information about the pin assignment, see Section 2.3 IO Pins and ESP32-C3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix.

4.2.1.2 SPI Controller

ESP32-C3 has the following SPI interfaces:

- SPIO used by ESP32-C3's GDMA controller and cache to access in-package or off-package flash
- SPI1 used by the CPU to access in-package or off-package flash
- SPI2 is a general purpose SPI controller with access to a DMA channel allocated by the GDMA controller

Features of SPIO and SPI1

- Supports Single SPI, Dual SPI, and Quad SPI, QPI modes
- Configurable clock frequency with a maximum of 120 MHz in Single Transfer Rate (STR) mode
- Data transmission is in bytes

Features of SPI2

- Supports operation as a master or slave
- Connects to a DMA channel allocated by the GDMA controller
- Supports Single SPI, Dual SPI, and Quad SPI, QPI
- Configurable clock polarity (CPOL) and phase (CPHA)

- Configurable clock frequency
- Data transmission is in bytes
- Configurable read and write data bit order: most-significant bit (MSB) first, or least-significant bit (LSB) first
- As a master
 - Supports 2-line full-duplex communication with clock frequency up to 80 MHz
 - Supports 1-, 2-, 4-line half-duplex communication with clock frequency up to 80 MHz
 - Provides six SPI_CS pins for connection with six independent SPI slaves
 - Configurable CS setup time and hold time
- As a slave
 - Supports 2-line full-duplex communication with clock frequency up to 60 MHz
 - Supports 1-, 2-, 4-line half-duplex communication with clock frequency up to 60 MHz

For details, see ESP32-C3 Technical Reference Manual > Chapter SPI Controller (SPI).

Pin Assignment

For SPIO/1, the pins are multiplexed with GPIO12 ~ GPIO17 via the IO MUX.

For SPI2, the pins are multiplexed with GPI02, GPI04 ~ GPI07, GPI010, and JTAG interface via the IO MUX.

For more information about the pin assignment, see Section 2.3 *IO Pins* and *ESP32-C3 Technical Reference Manual* > Chapter *IO MUX and GPIO Matrix*.

4.2.1.3 I2C Controller

ESP32-C3 has an I2C bus interface which is used for I2C master mode or slave mode, depending on your configuration. The I2C interface supports:

- standard mode (100 Kbit/s)
- fast mode (400 Kbit/s)
- up to 800 Kbit/s (constrained by SCL and SDA pull-up strength)
- 7-bit and 10-bit addressing mode
- double addressing mode
- 7-bit broadcast address

For details, see ESP32-C3 Technical Reference Manual > Chapter I2C Controller (I2C).

Pin Assignment

The pins for I2C can be chosen from any GPIOs via the GPIO Matrix.

For more information about the pin assignment, see Section 2.3 *IO Pins* and *ESP32-C3 Technical Reference Manual* > Chapter *IO MUX and GPIO Matrix*.

4.2.1.4 I2S Controller

ESP32-C3 includes a standard I2S interface. This interface can operate as a master or a slave in full-duplex mode or half-duplex mode, and can be configured for 8-bit, 16-bit, 24-bit, or 32-bit serial communication. BCK clock frequency, from 10 kHz up to 40 MHz, is supported.

The I2S interface connects to the GDMA controller. The interface supports TDM PCM, TDM MSB alignment, TDM standard, and PDM standard.

For details, see ESP32-C3 Technical Reference Manual > Chapter I2S Controller (I2S).

Pin Assignment

The pins for the I2S Controller can be chosen from any GPIOs via the GPIO Matrix.

For more information about the pin assignment, see Section 2.3 IO Pins and ESP32-C3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix.

USB Serial/JTAG Controller 4.2.1.5

ESP32-C3 integrates a USB Serial/JTAG controller. This controller has the following features:

- CDC-ACM virtual serial port and JTAG adapter functionality
- USB 2.0 full speed compliant, capable of up to 12 Mbit/s transfer speed (Note that this controller does not support the faster 480 Mbit/s high-speed transfer mode)
- programming in-package/off-package flash
- CPU debugging with compact JTAG instructions
- a full-speed USB PHY integrated in the chip

For details, see ESP32-C3 Technical Reference Manual > Chapter USB Serial/JTAG Controller (USB_SERIAL_JTAG).

Pin Assignment

The pins for the USB Serial/JTAG Controller are multiplexed with GPIO18 ~ GPIO19.

For more information about the pin assignment, see Section 2.3 IO Pins and ESP32-C3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix.

4.2.1.6 Two-wire Automotive Interface

ESP32-C3 has a TWAI® controller with the following features:

- compatible with ISO 11898-1 protocol (CAN Specification 2.0)
- standard frame format (11-bit ID) and extended frame format (29-bit ID)
- bit rates from 1 Kbit/s to 1 Mbit/s
- multiple modes of operation: Normal, Listen Only, and Self-Test (no acknowledgment required)
- 64-byte receive FIFO

- acceptance filter (single and dual filter modes)
- error detection and handling: error counters, configurable error interrupt threshold, error code capture, arbitration lost capture

For details, see ESP32-C3 Technical Reference Manual > Chapter Two-wire Automotive Interface.

Pin Assignment

The pins for the Two-wire Automotive Interface can be chosen from any GPIOs via the GPIO Matrix.

For more information about the pin assignment, see Section 2.3 *IO Pins* and *ESP32-C3 Technical Reference Manual* > Chapter *IO MUX and GPIO Matrix*.

4.2.1.7 LED PWM Controller

The LED PWM controller can generate independent digital waveform on six channels. The LED PWM controller:

- Can generate digital waveform with configurable periods and duty cycle. The resolution of duty cycle can be up to 14 bits.
- Has multiple clock sources, including APB clock and external main crystal clock.
- Can operate when the CPU is in Light-sleep mode.
- Supports gradual increase or decrease of duty cycle, which is useful for the LED RGB color-gradient generator.

For details, see ESP32-C3 Technical Reference Manual > Chapter LED PWM Controller.

Pin Assignment

The pins for the LED PWM Controller can be chosen from any GPIOs via the GPIO Matrix.

For more information about the pin assignment, see Section 2.3 *IO Pins* and *ESP32-C3 Technical Reference Manual* > Chapter *IO MUX and GPIO Matrix*.

4.2.1.8 Remote Control Peripheral

The Remote Control Peripheral (RMT) supports two channels of infrared remote transmission and two channels of infrared remote reception. By controlling pulse waveform through software, it supports various infrared and other single wire protocols. All four channels share a 192 × 32-bit memory block to store transmit or receive waveform.

For more details, see ESP32-C3 Technical Reference Manual > Chapter Remote Control Peripheral (RMT).

Pin Assignment

The pins for the Remote Control Peripheral can be chosen from any GPIOs via the GPIO Matrix.

For more information about the pin assignment, see Section 2.3 *IO Pins* and *ESP32-C3 Technical Reference Manual* > Chapter *IO MUX and GPIO Matrix*.

4.2.2 Analog Signal Processing

This subsection describes components on the chip that sense and process real-world data.

4.2.2.1 SAR ADC

ESP32-C3 integrates two 12-bit SAR ADCs.

- ADC1 supports measurements on 5 channels, and is factory-calibrated.
- ADC2 supports measurements on 1 channel, and is not factory-calibrated.

Note:

ADC2 of some chip revisions is not operable. For details, please refer to ESP32-C3 Series SoC Errata.

For ADC characteristics, please refer to Section 5.5 ADC Characteristics.

For more details, see <u>ESP32-C3 Technical Reference Manual</u> > Chapter On-Chip Sensors and Analog Signal Processing.

Pin Assignment

The pins for the SAR ADC are multiplexed with GPIO0 ~ GPIO5, JTAG interface, SPI2 interface, and pins for external crystal or oscillator.

For more information about the pin assignment, see Section 2.3 *IO Pins* and *ESP32-C3 Technical Reference Manual* > Chapter *IO MUX and GPIO Matrix*.

4.2.2.2 Temperature Sensor

The temperature sensor generates a voltage that varies with temperature. The voltage is internally converted via an ADC into a digital value.

The temperature sensor has a range of –40 °C to 125 °C. It is designed primarily to sense the temperature changes inside the chip. The temperature value depends on factors like microcontroller clock frequency or I/O load. Generally, the chip's internal temperature is higher than the operating ambient temperature.

For more details, see <u>ESP32-C3 Technical Reference Manual</u> > Chapter On-Chip Sensors and Analog Signal Processing.

Wireless Communication 4.3

This section describes the chip's wireless communication capabilities, spanning radio technology, Wi-Fi, Bluetooth, and 802.15.4.

4.3.1 Radio

This subsection describes the fundamental radio technology embedded in the chip that facilitates wireless communication and data exchange. ESP32-C3 radio consists of the following blocks:

- 2.4 GHz receiver
- 2.4 GHz transmitter
- bias and regulators
- balun and transmit-receive switch
- clock generator

4.3.1.1 2.4 GHz Receiver

The 2.4 GHz receiver demodulates the 2.4 GHz RF signal to quadrature baseband signals and converts them to the digital domain with two high-resolution, high-speed ADCs. To adapt to varying signal channel conditions, ESP32-C3 integrates RF filters, Automatic Gain Control (AGC), DC offset cancelation circuits, and baseband filters.

4.3.1.2 2.4 GHz Transmitter

The 2.4 GHz transmitter modulates the quadrature baseband signals to the 2.4 GHz RF signal, and drives the antenna with a high-powered CMOS power amplifier. The use of digital calibration further improves the linearity of the power amplifier.

Additional calibrations are integrated to cancel any radio imperfections, such as:

- carrier leakage
- I/Q amplitude/phase matching
- baseband nonlinearities
- RF nonlinearities
- antenna matching

These built-in calibration routines reduce the cost, time, and specialized equipment required for product testing.

4.3.1.3 **Clock Generator**

The clock generator produces quadrature clock signals of 2.4 GHz for both the receiver and the transmitter. All components of the clock generator are integrated into the chip, including inductors, varactors, filters, regulators and dividers.

The clock generator has built-in calibration and self-test circuits. Quadrature clock phases and phase noise are optimized on chip with patented calibration algorithms which ensure the best performance of the receiver and the transmitter.

4.3.2 Wi-Fi

This subsection describes the chip's Wi-Fi capabilities, which facilitate wireless communication at a high data rate.

4.3.2.1 Wi-Fi Radio and Baseband

ESP32-C3 Wi-Fi radio and baseband support the following features:

- 802.11b/g/n
- 802.11n MCSO-7 that supports 20 MHz and 40 MHz bandwidth
- 802.11n MCS32
- 802.11n 0.4 μ s guard interval
- data rate up to 150 Mbps
- RX STBC (single spatial stream)
- adjustable transmitting power
- antenna diversity ESP32-C3 supports antenna diversity with an external RF switch. This switch is controlled by one or more GPIOs, and used to select the best antenna to minimize the effects of channel imperfections.

4.3.2.2 Wi-Fi MAC

ESP32-C3 implements the full 802.11 b/g/n Wi-Fi MAC protocol. It supports the Basic Service Set (BSS) STA and SoftAP operations under the Distributed Control Function (DCF). Power management is handled automatically with minimal host interaction to minimize the active duty period.

ESP32-C3 Wi-Fi MAC applies the following low-level protocol functions automatically:

- 4 × virtual Wi-Fi interfaces
- infrastructure BSS in Station mode, SoftAP mode, Station + SoftAP mode, and promiscuous mode
- RTS protection, CTS protection, Immediate Block ACK
- fragmentation and defragmentation
- TX/RX A-MPDU, TX/RX A-MSDU
- transmit opportunity (TXOP)
- Wi-Fi multimedia (WMM)
- GCMP, CCMP, TKIP, WAPI, WEP, BIP, WPA2-PSK/WPA2-Enterprise, and WPA3-PSK/WPA3-Enterprise
- automatic beacon monitoring (hardware TSF)
- 802.11mc FTM

4.3.2.3 **Networking Features**

Espressif provides libraries for TCP/IP networking, ESP-WIFI-MESH networking, and other networking protocols over Wi-Fi. TLS 1.0, 1.1 and 1.2 is also supported.

Bluetooth LE 4.3.3

This subsection describes the chip's Bluetooth capabilities, which facilitate wireless communication for low-power, short-range applications. ESP32-C3 includes a Bluetooth Low Energy subsystem that integrates a hardware link layer controller, an RF/modem block and a feature-rich software protocol stack. It supports the core features of Bluetooth 5 and Bluetooth mesh.

4.3.3.1 Bluetooth LE PHY

Bluetooth Low Energy radio and PHY in ESP32-C3 support:

- 1 Mbps PHY
- 2 Mbps PHY for higher data rates
- coded PHY for longer range (125 Kbps and 500 Kbps)
- HW Listen before talk (LBT)

4.3.3.2 Bluetooth LE Link Controller

Bluetooth Low Energy Link Layer Controller in ESP32-C3 supports:

- LE advertising extensions, to enhance broadcasting capacity and broadcast more intelligent data
- multiple advertisement sets
- simultaneous advertising and scanning
- multiple connections in simultaneous central and peripheral roles
- adaptive frequency hopping and channel assessment
- LE channel selection algorithm #2
- connection parameter update
- high duty cycle non-connectable advertising
- LE privacy 1.2
- LE data packet length extension
- link layer extended scanner filter policies
- low duty cycle directed advertising
- link layer encryption
- LE Ping

5 Electrical Characteristics

5.1 Absolute Maximum Ratings

 $|_{output}|^2$

 T_{STORE}

Stresses above those listed in Table 5-1 *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and normal operation of the device at these or any other conditions beyond those indicated in Section 5.2 *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

ParameterDescriptionMinMaxUnitInput power pins 1Allowed input voltage-0.33.6V

Cumulative IO output current

Storage temperature

Table 5-1. Absolute Maximum Ratings

1000

150

-40

mΑ

°C

5.2 Recommended Operating Conditions

For recommended ambient temperature, see Section 1 ESP32-C3 Series Comparison.

Parameter 1 Description Min Тур Max Unit VDDA, VDD3P3, VDD3P3_RTC Recommended input voltage 3.0 3.3 3.6 ٧ VDD3P3 CPU ^{2, 3} Recommended input voltage 3.0 3.3 3.6 ٧ VDD_SPI (as input) 3.0 3.3 3.6 ٧ Cumulative input current 0.5 Δ $|_{VDD}$

Table 5-2. Recommended Operating Conditions

¹ For more information on input power pins, see Section 2.5 *Power Supply*.

² The product proved to be fully functional after all its IO pins were pulled high while being connected to ground for 24 consecutive hours at ambient temperature of 25 °C.

¹ See in conjunction with Section 2.5 Power Supply.

² If writing to eFuses, the voltage on VDD3P3_CPU should not exceed 3.3 V as the circuits responsible for burning eFuses are sensitive to higher voltages.

³ If VDD3P3_CPU is used to power VDD_SPI (see Section 2.5.2 *Power Scheme*), the voltage drop on R_{SPI} should be accounted for. See also Section 5.3 *VDD_SPI Output Characteristics*.

VDD_SPI Output Characteristics 5.3

Table 5-3. VDD_SPI Internal and Output Characteristics

Parameter	Description ¹	Тур	Unit
D	VDD_SPI powered by VDD3P3_CPU via R_{SPI}	7.5	0
R_{SPI}	for 3.3 V flash_CPU ²	7.5	7.7

¹ See in conjunction with Section 2.5.2 *Power Scheme*.

- VDD_flash_min minimum operating voltage of flash_CPU
- I_flash_max maximum operating current of flash_CPU

5.4 DC Characteristics (3.3 V, 25 °C)

Table 5-4. DC Characteristics (3.3 V, 25 °C)

Parameter	Description	Min	Тур	Max	Unit
C_{IN}	Pin capacitance	_	2	_	рF
V_{IH}	High-level input voltage	0.75 × VDD ¹	_	VDD ¹ + 0.3	V
V_{IL}	Low-level input voltage	-0.3	_	0.25 × VDD ¹	V
$ I_{IH} $	High-level input current	_	_	50	nA
_{IL}	Low-level input current	_	_	50	nA
V _{OH} ²	High-level output voltage	0.8 × VDD ¹	_	_	V
V _{OL} ²	Low-level output voltage	_	_	0.1 × VDD ¹	V
	High-level source current (VDD 1 = 3.3 V,	_	40	_	mA
$ _{OH}$	$V_{OH} >= 2.64 \text{ V, PAD_DRIVER} = 3)$		40		ША
	Low-level sink current (VDD 1 = 3.3 V, V_{OL} =		28		mΛ
$ \cdot _{OL}$	0.495 V, PAD_DRIVER = 3)	_	20	_	mΑ
R_{PU}	Internal weak pull-up resistor	_	45	_	kΩ
R_{PD}	Internal weak pull-down resistor	_	45	_	kΩ
\/	Chip reset release voltage CHIP_EN voltage	0.75 × VDD ¹		VDD ¹ + 0.3	V
$ V_{IH_nRST} $	is within the specified range)	0.75 ^ VDD *	_	VDD + 0.3	V
\/	Chip reset voltage (CHIP_EN voltage is within	-0.3	0.2	- 0.25 × VDD ¹	V
\bigvee_{IL_nRST}	the specified range)	_0.5 _	0.20 ^ 100	V	

¹ VDD – voltage from a power pin of a respective power domain.

 $^{^{2}}$ VDD3P3_CPU must be more than VDD_flash_min + I_flash_max * R_{SPI} ; where

 $^{^2\,\}mathrm{V}_{OH}$ and V_{OL} are measured using high-impedance load.

ADC Characteristics 5.5

Table 5-5. ADC Characteristics

Symbol	Parameter	Min	Max	Unit
DNL (Differential nonlinearity) ¹	ADC connected to an external	–7	7	LSB
DNL (Differential florillhearity)	100 nF capacitor; DC signal input;	-/	/	LOD
INL (Integral nonlinearity)	Ambient temperature at 25 °C;	-12	12	LSB
inc (integral normineanty)	Wi-Fi off	-12	12	LOD
Sampling rate	_	_	100	kSPS ²

¹ To get better DNL results, you can sample multiple times and apply a filter, or calculate the average

The calibrated ADC results after hardware calibration and software calibration are shown in Table 5-6. For higher accuracy, you may implement your own calibration methods.

Table 5-6. ADC Calibration Results

Parameter	Description	Min	Max	Unit
Total error	ATTENO, effective measurement range of 0 ~ 750	-10	10	mV
	ATTEN1, effective measurement range of 0 ~ 1050	-10	10	mV
Total elloi	ATTEN2, effective measurement range of 0 ~ 1300	-10	10	mV
	ATTEN3, effective measurement range of 0 ~ 2500	-35	35	mV

Current Consumption 5.6

5.6.1 RF Current Consumption in Active Mode

The current consumption measurements are taken with a 3.3 V supply at 25 °C of ambient temperature at the RF port. All transmitters' measurements are based on a 100% duty cycle.

Table 5-7. Wi-Fi Current Consumption Depending on RF Modes

Work Mode ¹	Description		Peak (mA)
		802.11b, 1 Mbps, @21 dBm	335
	TX	802.11g, 54 Mbps, @19 dBm	285
Active (RF working)		802.11n, HT20, MCS7, @18.5 dBm	276
Active (RF WORKING)		802.11n, HT40, MCS7, @18.5 dBm	278
	DV	802.11b/g/n, HT20	84
	RX	802.11n, HT40	87

² kSPS means kilo samples-per-second.

5.6.2 Current Consumption in Other Modes

Table 5-8. Current Consumption in Modem-sleep Mode

	CDU Fraguanay		Тур		
Mode	CPU Frequency (MHz)	Description	All Peripherals Clocks	All Peripherals Clocks	
			Disabled (mA)	Enabled (mA) ¹	
Modem-sleep ^{2,3}	160 3 80	CPU is running	23	28	
		CPU is idle	16	21	
		CPU is running	17	22	
		CPU is idle	13	18	

¹ In practice, the current consumption might be different depending on which peripherals are enabled.

Table 5-9. Current Consumption in Low-Power Modes

Mode	Description	Typ (μ A)
Light-sleep	VDD_SPI and Wi-Fi are powered down, and all GPIOs are high-impedance	130
Deep-sleep	RTC timer + RTC memory	5
Power off	CHIP_EN is set to low level, the chip is powered off	1

5.7 Reliability

Table 5-10. Reliability Qualifications

Test Item	Test Conditions	Test Standard
HTOL (High Temperature Operating Life)	125 °C, 1000 hours	JESD22-A108
ESD (Electro-Static	HBM (Human Body Mode) ¹ ± 2000 V	JS-001
Discharge Sensitivity)	CDM (Charge Device Mode) ² ± 1000 V	JS-002
Latch up	Current trigger \pm 200 mA Voltage trigger 1.5 \times VDD $_{max}$	JESD78
Preconditioning	Bake 24 hours @125 °C Moisture soak (level 3: 192 hours @30 °C, 60% RH) IR reflow solder: 260 + 0 °C, 20 seconds, three times	J-STD-020, JESD47, JESD22-A113
TCT (Temperature Cycling Test)	–65 °C / 150 °C, 500 cycles	JESD22-A104
uHAST (Highly Accelerated Stress Test, unbiased)	130 °C, 85% RH, 96 hours	JESD22-A118
HTSL (High Temperature Storage Life)	150 °C, 1000 hours	JESD22-A103

² In Modem-sleep mode, Wi-Fi is clock gated.

 $^{^{3}}$ In Modem-sleep mode, the consumption might be higher when accessing flash. For a flash rated at 80 Mbit/s, in SPI 2-line mode the consumption is 10 mA.

Table 5-10 – cont'd from previous page

Test Item	Test Conditions	Test Standard
LTSL (Low Temperature	-40 °C. 1000 hours	JESD22-A119
Storage Life)	-40 C, 1000 Hours	JEODZZ-AH9

¹ JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.

² JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.

RF Characteristics

This section contains tables with RF characteristics of the Espressif product.

The RF data is measured at the antenna port, where RF cable is connected, including the front-end loss. The front-end circuit is a 0 Ω resistor.

Devices should operate in the center frequency range allocated by regional regulatory authorities. The target center frequency range and the target transmit power are configurable by software. See ESP RF Test Tool and Test Guide for instructions.

Unless otherwise stated, the RF tests are conducted with a 3.3 V (±5%) supply at 25 °C ambient temperature.

6.1 Wi-Fi Radio

Table 6-1. Wi-Fi Frequency

	Min	Тур	Max
Parameter	(MHz)	(MHz)	(MHz)
Center frequency of operating channel	2412	_	2484

6.1.1 Wi-Fi RF Transmitter (TX) Characteristics

Table 6-2. TX Power with Spectral Mask and EVM Meeting 802.11 Standards

	Min	Тур	Max
Rate	(dBm)	(dBm)	(dBm)
802.11b, 1 Mbps	_	21.0	_
802.11b, 11 Mbps	_	21.0	
802.11g, 6 Mbps	_	21.0	_
802.11g, 54 Mbps	_	19.0	
802.11n, HT20, MCS0	_	20.0	
802.11n, HT20, MCS7	_	18.5	
802.11n, HT40, MCS0	_	20.0	_
802.11n, HT40, MCS7	_	18.5	_

Table 6-3. TX EVM Test

	Min	Тур	SL ¹
Rate	(dB)	(dB)	(dB)
802.11b, 1 Mbps, @21 dBm	_	-24.5	-10
802.11b, 11 Mbps, @21 dBm	_	-25.0	-10
802.11g, 6 Mbps, @21 dBm	_	-23.0	-5
802.11g, 54 Mbps, @19 dBm	_	-27.5	-25
802.11n, HT20, MCS0, @20 dBm	_	-22.5	-5

Table 6-3 – cont'd from previous page

	Min	Тур	SL ¹
Rate	(dB)	(dB)	(dB)
802.11n, HT20, MCS7, @18.5 dBm	_	-29.0	-27
802.11n, HT40, MCS0, @20 dBm	_	-22.5	-5
802.11n, HT40, MCS7, @18.5 dBm	_	-28.0	-27

¹ SL stands for standard limit value.

6.1.2 Wi-Fi RF Receiver (RX) Characteristics

Table 6-4. RX Sensitivity

	Min	Тур	Max
Rate	(dBm)	(dBm)	(dBm)
802.11b, 1 Mbps	_	-98.4	_
802.11b, 2 Mbps	_	-96.0	_
802.11b, 5.5 Mbps	_	-93.0	_
802.11b, 11 Mbps	_	-88.6	_
802.11g, 6 Mbps	_	-93.8	_
802.11g, 9 Mbps	_	-92.2	_
802.11g, 12 Mbps	_	-91.0	_
802.11g, 18 Mbps	_	-88.4	_
802.11g, 24 Mbps	_	-85.8	_
802.11g, 36 Mbps	_	-82.0	_
802.11g, 48 Mbps	_	-78.0	_
802.11g, 54 Mbps	_	-76.6	_
802.11n, HT20, MCS0	_	-93.6	_
802.11n, HT20, MCS1	_	-90.8	_
802.11n, HT20, MCS2	_	-88.4	_
802.11n, HT20, MCS3	_	-85.0	_
802.11n, HT20, MCS4	_	-81.8	_
802.11n, HT20, MCS5	_	-77.8	_
802.11n, HT20, MCS6	_	-76.0	_
802.11n, HT20, MCS7	_	-74.8	_
802.11n, HT40, MCS0	_	-90.0	_
802.11n, HT40, MCS1	_	-88.0	_
802.11n, HT40, MCS2	_	-85.2	_
802.11n, HT40, MCS3	_	-82.0	_
802.11n, HT40, MCS4	_	-78.8	_
802.11n, HT40, MCS5	_	-74.6	_
802.11n, HT40, MCS6		-73.0	
802.11n, HT40, MCS7	_	-71.4	_

Table 6-5. Maximum RX Level

	Min	Тур	Max
Rate	(dBm)	(dBm)	(dBm)
802.11b, 1 Mbps	_	5	
802.11b, 11 Mbps	_	5	
802.11g, 6 Mbps	_	5	_
802.11g, 54 Mbps	_	0	
802.11n, HT20, MCS0	_	5	_
802.11n, HT20, MCS7	_	0	_
802.11n, HT40, MCS0	_	5	_
802.11n, HT40, MCS7	_	0	_

Table 6-6. RX Adjacent Channel Rejection

	Min	Тур	Max
Rate	(dB)	(dB)	(dB)
802.11b, 1 Mbps	_	35	_
802.11b, 11 Mbps	_	35	
802.11g, 6 Mbps	_	31	_
802.11g, 54 Mbps	_	20	
802.11n, HT20, MCS0	_	31	_
802.11n, HT20, MCS7	_	16	
802.11n, HT40, MCS0	_	25	_
802.11n, HT40, MCS7	_	11	_

6.2 Bluetooth 5 (LE) Radio

Table 6-7. Bluetooth LE Frequency

Parameter	Min	Typ	Max
	(MHz)	(MHz)	(MHz)
Center frequency of operating channel	2402	_	2480

6.2.1 Bluetooth LE RF Transmitter (TX) Characteristics

Table 6-8. Transmitter Characteristics - Bluetooth LE 1 Mbps

Parameter	Description	Min	Тур	Max	Unit
RF transmit power	RF power control range	-24.00	0	20.00	dBm
	Gain control step	_	3.00	_	dB
		_	17.00		kHz
Carrier frequency offset and drift	$ Max f_0 - f_m $	_	1.75	_	kHz
	$ Max f_{n-1} f_{n-5} $	_	1.46	_	kHz

Table 6-8 – cont'd from previous page

Parameter	Description	Min	Тур	Max	Unit
	$ f_1-f_0 $	_	0.80		kHz
Modulation characteristics	$\Delta f1_{ ext{avg}}$	_	250.00		kHz
	Min Δ $f2_{\rm max}$ (for at least	_	190.00	_	kHz
	99.9% of all Δ $f2_{\text{max}}$)				
	$\Delta~f2_{ m avg}/\Delta~f1_{ m avg}$	_	0.83		_
In-band spurious emissions	± 2 MHz offset	_	-37.62		dBm
	± 3 MHz offset	_	-41.95		dBm
	> ± 3 MHz offset	_	-44.48	_	dBm

Table 6-9. Transmitter Characteristics - Bluetooth LE 2 Mbps

Parameter	Description	Min	Тур	Max	Unit
RF transmit power	RF power control range	-24.00	0	20.00	dBm
RE transmit power	Gain control step	_	3.00	_	dB
	$ Max _{n=0,\;1,\;2,\;k}$	_	20.80		kHz
Carrier frequency offset and drift	$Max \mid f_0 = f_n \mid$	_	1.30		kHz
Carrier frequency offset and difft	$Max \left f_{n-} f_{n-5} \right $	_	1.33	_	kHz
	$ f_1 - f_0 $	_	0.70		kHz
	$\Delta f 1_{avg}$	_	498.00	_	kHz
Modulation characteristics	$\begin{array}{cccc} \text{Min } \Delta & f2_{\text{max}} & \text{(for at least} \\ \text{99.9\% of all } \Delta & f2_{\text{max}}) \end{array}$	_	430.00	_	kHz
	$\Delta~f2_{\rm avg}/\Delta~f1_{\rm avg}$	_	0.93		_
In-band spurious emissions	± 4 MHz offset	_	-43.55	_	dBm
	± 5 MHz offset	_	-45.26	_	dBm
	> ± 5 MHz offset	_	-45.26	_	dBm

Table 6-10. Transmitter Characteristics - Bluetooth LE 125 Kbps

Parameter	Description	Min	Тур	Max	Unit
RF transmit power	RF power control range	-24.00	0	20.00	dBm
Kr tiansmit power	Gain control step	_	3.00	_	dB
	$ Max _{n=0,\;1,\;2,\;k}$	_	17.50		kHz
Carrier frequency offset and drift	$Max \mid f_0 = f_m \mid$	_	0.45	_	kHz
Carrier frequency offset and difft	$ f_n - f_{n-3} $	_	0.70	_	kHz
	$ f_0-f_3 $	_	0.30	_	kHz
	$\Deltaf1_{ ext{avg}}$		250.00		kHz
Modulation characteristics	Min Δ $f1_{\text{max}}$ (for at least		235.00		kHz
	99.9% of all Δ $f2_{ ext{max}}$)	_	233.00	_	NI IZ
In-band spurious emissions	± 2 MHz offset	_	-37.90		dBm
	± 3 MHz offset	_	-41.00		dBm
	> ± 3 MHz offset	_	-42.50	_	dBm

Table 6-11. Transmitter Characteristics - Bluetooth LE 500 Kbps

Parameter	Description	Min	Тур	Max	Unit
DE transmit nower	RF power control range	-24.00	0	20.00	dBm
RF transmit power	Gain control step	_	3.00	_	dB
	$ Max _{n=0,\;1,\;2,\;k}$	_	17.00		kHz
Carrier frequency offset and drift	$\text{Max} \mid f_0 = f_n \mid$	_	0.88		kHz
Carrier frequency offset and drift	$ f_n - f_{n-3} $	_	1.00	_	kHz
	$ f_0 - f_3 $		0.20		kHz
	$\Delta~f2_{ ext{avg}}$	_	208.00		kHz
Modulation characteristics	Min Δ $f2_{\rm max}$ (for at least		– 190.00		kHz
	99.9% of all Δ $f2_{\text{max}}$)		190.00		KIIZ
	± 2 MHz offset	_	-37.90		dBm
In-band spurious emissions	± 3 MHz offset		-41.30		dBm
	> ± 3 MHz offset	_	-42.80	_	dBm

6.2.2 Bluetooth LE RF Receiver (RX) Characteristics

Table 6-12. Receiver Characteristics - Bluetooth LE 1 Mbps

Parameter	Description	Min	Тур	Max	Unit
Sensitivity @30.8% PER	_	_	-97	_	dBm
Maximum received signal @30.8% PER	_	_	5	_	dBm
Co-channel C/I	_	_	8	_	dB
	F = F0 + 1 MHz	_	-3	_	dB
	F = FO – 1 MHz	_	-4	_	dB
	F = F0 + 2 MHz	_	-29	_	dB
Adjacent channel coloctivity C/I	F = F0 - 2 MHz	_	-31	_	dB
Adjacent channel selectivity C/I	F = F0 + 3 MHz	_	-33	_	dB
	F = FO - 3 MHz	_	-27	_	dB
	F ≥ FO + 4 MHz	_	-29	_	dB
	F ≤ F0 − 4 MHz	_	-38	_	dB
Image frequency	_	_	-29	_	dB
Adjacent channel to image frequency	$F = F_{image} + 1 MHz$	_	-41	_	dB
Adjacent channel to image frequency	F = F _{image} – 1 MHz	_	-33	_	dB
	30 MHz ~ 2000 MHz	_	-5	_	dBm
Out of band blooking parformance	2003 MHz ~ 2399 MHz	_	-18	_	dBm
Out-of-band blocking performance	2484 MHz ~ 2997 MHz	_	-15	_	dBm
	3000 MHz ~ 12.75 GHz	_	-5	_	dBm
Intermodulation	_	_	-30	_	dBm

Table 6-13. Receiver Characteristics - Bluetooth LE 2 Mbps

Parameter	Description	Min	Тур	Max	Unit
Sensitivity @30.8% PER	_	_	-93	_	dBm
Maximum received signal @30.8% PER	_	_	3	_	dBm
Co-channel C/I	_	_	10	_	dB
	F = F0 + 2 MHz	_	-7	_	dB
	F = F0 - 2 MHz	_	-7	_	dB
	F = F0 + 4 MHz	_	-28	_	dB
Adjacent channel calcotivity C/I	F = FO - 4 MHz	_	-26	_	dB
Adjacent channel selectivity C/I	F = F0 + 6 MHz	_	-26	_	dB
	F = FO - 6 MHz	_	-27	_	dB
	F ≥ F0 + 8 MHz	_	-29	_	dB
	F ≤ F0 − 8 MHz	_	-28	_	dB
Image frequency	_	_	-28		dB
Adjacent channel to image frequency	$F = F_{image} + 2 MHz$	_	-26	_	dB
Adjacent channel to image frequency	$F = F_{image} - 2 \text{ MHz}$	_	-7	_	dB
	30 MHz ~ 2000 MHz	_	-5	_	dBm
Out of hand blooking parformance	2003 MHz ~ 2399 MHz	_	-19	_	dBm
Out-of-band blocking performance	2484 MHz ~ 2997 MHz	_	-16	_	dBm
	3000 MHz ~ 12.75 GHz	_	-5	_	dBm
Intermodulation	_	_	-29	_	dBm

Table 6-14. Receiver Characteristics - Bluetooth LE 125 Kbps

Parameter	Description	Min	Тур	Max	Unit
Sensitivity @30.8% PER	_	_	-105	_	dBm
Maximum received signal @30.8% PER	_	_	5	_	dBm
Co-channel C/I	_	_	3	_	dB
	F = FO + 1 MHz	_	-6	_	dB
	F = FO – 1 MHz	_	-6	_	dB
	F = F0 + 2 MHz	_	-33	_	dB
Adjacent channel selectivity C/I	F = F0 - 2 MHz	_	-43	_	dB
Adjacent channel selectivity 6/1	F = F0 + 3 MHz	_	-37	_	dB
	F = FO - 3 MHz	_	<i>–</i> 47	_	dB
	F ≥ FO + 4 MHz	_	-40		dB
	F ≤ FO − 4 MHz	_	-50	_	dB
Image frequency	_	_	-40	_	dB
Adjacent channel to image frequency	$F = F_{image} + 1 MHz$	_	-50	_	dB
Adjacent channel to image frequency	$F = F_{image} - 1 MHz$	_	-37	_	dB

Table 6-15. Receiver Characteristics - Bluetooth LE 500 Kbps

Parameter	Description	Min	Тур	Max	Unit
Sensitivity @30.8% PER	_	_	-100	_	dBm
Maximum received signal @30.8% PER	_	_	5	_	dBm
Co-channel C/I	_	_	3	_	dB
	F = FO + 1 MHz	_	-2	_	dB
	F = FO – 1 MHz	_	-3	_	dB
	F = FO + 2 MHz	_	-32	_	dB
Adjacent channel selectivity C/I	F = F0 - 2 MHz	_	-33	_	dB
Adjacent charmer selectivity C/1	F = FO + 3 MHz	_	-23	_	dB
	F = FO - 3 MHz	_	-40	_	dB
	F ≥ FO + 4 MHz	_	-34	_	dB
	F ≤ FO − 4 MHz	_	-44	_	dB
Image frequency	_	_	-34		dB
Adjacent channel to image frequency	$F = F_{image} + 1 MHz$	_	-46	_	dB
Aujacent channel to image frequency	$F = F_{image} - 1 MHz$	_	-23	_	dB

7 Packaging

- For information about tape, reel, and chip marking, please refer to Espressif Chip Packaging Information.
- The pins of the chip are numbered in anti-clockwise order starting from Pin 1 in the top view. For pin numbers and pin names, see also Figure 2-1 ESP32-C3、ESP32-C3FH4, and ESP32-C3FN4 Pin Layout (Top View).
- The recommended land pattern <u>source file (dxf)</u> is available for download. You can view the file with Autodesk Viewer.
- For reference PCB layout, please refer to ESP32-C3 Hardware Design Guidelines.




Figure 7-1. QFN32 (5×5 mm) Package

Appendix A – ESP32-C3 Consolidated Pin Overview

CHIP_EN	Pin	Pin	Pin Pin Providing Pin Settings		Settings	Analog Function		IO MUX Function						
2 VDD3P3 Power	No.	Name	Type Power At Reset After Reset 0 1		0 Type 1		1 Type 2		2	Туре				
3	1	LNA_IN	Analog											
A TAL_32K_P 10	2	VDD3P3	Power											
STAL_32K_N 10	3	VDD3P3	Power											
CHIP_EN	4	XTAL_32K_P	10	VDD3P3_RTC			XTAL_32K_P	ADC1_CHO	GPI00	I/O/T	GPI00	I/O/T		
CHIP_EN	5	XTAL_32K_N	10	VDD3P3_RTC			XTAL_32K_N	ADC1_CH1	GPI01	I/O/T	GPI01	I/O/T		
B GPI03	6	GPI02	10	VDD3P3_RTC	IE	IE		ADC1_CH2	GPI02	I/O/T	GPI02	I/O/T	FSPIQ	11/O/T
MTMS	7	CHIP_EN	Analog											
10	8	GPIO3	10	VDD3P3_RTC	IE	IE			GPI03	I/O/T	GPIO3	I/O/T		
11	9	MTMS	10	VDD3P3_RTC		IE		ADC1_CH4	MTMS	11	GPI04	I/O/T	FSPIHD	11/O/T
12	10	MTDI	10	VDD3P3_RTC		IE		ADC2_CHO	MTDI	l1	GPI05	I/O/T	FSPIWP	11/O/T
13	11	VDD3P3_RTC	Power											
14	12	MTCK	10	VDD3P3_CPU		IE			MTCK	l1	GPI06	I/O/T	FSPICLK	11/O/T
15 GPI09	13	MTDO	10	VDD3P3_CPU		IE			MTDO	O/T	GPI07	I/O/T	FSPID	11/O/T
The color The	14	GPI08	10	VDD3P3_CPU	IE	IE			GPI08	I/O/T	GPI08	I/O/T		
17	15	GPIO9	10	VDD3P3_CPU	IE, WPU	IE, WPU			GPI09	I/O/T	GPI09	I/O/T		
18	16	GPIO10	10	VDD3P3_CPU		IE			GPI010	I/O/T	GPI010	I/O/T	FSPICS0	I1/O/T
19 SPIHD 10 VDD_SPI / VDD3P3_CPU WPU IE, WPU SPIWP 11/0/T GPI012 1/0/T	17	VDD3P3_CPU	Power											
20 SPIWP IO VDD_SPI / VDD3P3_CPU WPU IE, WPU SPIWP II/O/T GPI013 I/O/T	18	VDD_SPI	Power	VDD3P3_CPU					GPIO11	I/O/T	GPIO11	I/O/T		
21 SPICSO IO VDD_SPI / VDD3P3_CPU WPU IE, WPU SPICLK O/T GPI014 I/O/T	19	SPIHD	10	VDD_SPI / VDD3P3_CPU	WPU	IE, WPU			SPIHD	11/0/T	GPI012	I/O/T		
22 SPICLK IO VDD_SPI / VDD3P3_CPU WPU IE, WPU SPID I1/O/T GPI015 I/O/T	20	SPIWP	10	VDD_SPI / VDD3P3_CPU	WPU	IE, WPU			SPIWP	11/0/T	GPIO13	I/O/T		
23 SPID IO VDD_SPI / VDD3P3_CPU WPU IE, WPU SPID II/O/T GPI016 I/O/T	21	SPICS0	10	VDD_SPI / VDD3P3_CPU	WPU	IE, WPU			SPICS0	O/T	GPIO14	I/O/T		
24 SPIQ IO VDD_SPI / VDD3P3_CPU WPU IE, WPU SPIQ I1/O/T GPI017 I/O/T 25 GPI018 IO VDD3P3_CPU USB_D- GPI018 I/O/T GPI018 I/O/T 26 GPI019 IO VDD3P3_CPU USB_D+ GPI019 I/O/T GPI019 I/O/T 27 UORXD IO VDD3P3_CPU IE, WPU UORXD I1 GPI020 I/O/T 28 UOTXD IO VDD3P3_CPU WPU UOTXD O GPI021 I/O/T 29 XTAL_N Analog NA Analog NA	22	SPICLK	10	VDD_SPI / VDD3P3_CPU	WPU	IE, WPU			SPICLK	O/T	GPI015	I/O/T		
25 GPI018 IO VDD3P3_CPU USB_D- GPI018 I/O/T GPI018 I/O/T 26 GPI019 IO VDD3P3_CPU USB_D+ GPI019 I/O/T GPI019 I/O/T 27 UORXD IO VDD3P3_CPU IE, WPU UORXD I1 GPI020 I/O/T 28 UOTXD IO VDD3P3_CPU WPU UOTXD O GPI021 I/O/T 29 XTAL_N Analog	23	SPID	10	VDD_SPI / VDD3P3_CPU	WPU	IE, WPU			SPID	I1/O/T	GPI016	I/O/T		
26 GPI019 IO VDD3P3_CPU USB_D+ GPI019 I/O/T GPI019 I/O/T 27 UORXD IO VDD3P3_CPU IE, WPU UORXD I1 GPI020 I/O/T 28 UOTXD IO VDD3P3_CPU WPU UOTXD O GPI021 I/O/T 29 XTAL_N Analog Analog III GPI021 I/O/T 30 XTAL_P Analog III GPI021 I/O/T 31 VDDA Power III GPI021 I/O/T 32 VDDA Power III GPI021 I/O/T	24	SPIQ	10	VDD_SPI / VDD3P3_CPU	WPU	IE, WPU			SPIQ	I1/0/T	GPIO17	I/O/T		
27 UORXD IO VDD3P3_CPU IE, WPU UORXD I1 GPIO20 I/O/T 28 UOTXD IO VDD3P3_CPU WPU UOTXD O GPIO21 I/O/T 29 XTAL_N Analog III GPIO21 I/O/T III 30 XTAL_P Analog III GPIO21 I/O/T III 31 VDDA Power III GPIO21 I/O/T III 32 VDDA Power III GPIO20 I/O/T III	25	GPIO18	10	VDD3P3_CPU			USB_D-		GPIO18	I/O/T	GPIO18	I/O/T		
28 UOTXD IO VDD3P3_CPU WPU UOTXD O GPIO21 I/O/T 29 XTAL_N Analog Image: Control of the properties of the pro	26	GPIO19	10	VDD3P3_CPU			USB_D+		GPI019	I/O/T	GPI019	I/O/T		
28 UOTXD IO VDD3P3_CPU WPU UOTXD O GPIO21 I/O/T 29 XTAL_N Analog Image: Control of the properties of the pro	27	UORXD	10	VDD3P3 CPU		IE, WPU			UORXD	11	GPI020	I/O/T		
30 XTAL_P Analog 31 VDDA Power 32 VDDA Power	28	UOTXD	10			WPU			UOTXD	0	GPIO21	I/O/T		
30 XTAL_P Analog 31 VDDA Power 32 VDDA Power	29	XTAL_N	Analog											
31 VDDA Power 32 VDDA Power														
32 VDDA Power														
33 UND POWEL	33	GND	Power											

Appendix A - ESP32-C3 Consolidated Pin Overview

^{*} For details, see Section 2 *Pins*. Regarding highlighted cells, see Section 2.3.3 *Restrictions for GPIOs*.

Related Documentation and Resources

Related Documentation

- <u>ESP32-C3 Technical Reference Manual</u> Detailed information on how to use the ESP32-C3 memory and peripherals.
- ESP32-C3 Hardware Design Guidelines Guidelines on how to integrate the ESP32-C3 into your hardware product
- ESP32-C3 Series SoC Errata Descriptions of known errors in ESP32-C3 series of SoCs.
- Certificates

https://espressif.com/en/support/documents/certificates

- ESP32-C3 Product/Process Change Notifications (PCN)
 https://espressif.com/en/support/documents/pcns?keys=ESP32-C3
- ESP32-C3 Advisories Information on security, bugs, compatibility, component reliability.
 - https://espressif.com/en/support/documents/advisories?keys=ESP32-C3
- Documentation Updates and Update Notification Subscription https://espressif.com/en/support/download/documents

Developer Zone

- ESP-IDF Programming Guide for ESP32-C3 Extensive documentation for the ESP-IDF development framework.
- ESP-IDF and other development frameworks on GitHub.
 - https://github.com/espressif
- ESP32 BBS Forum Engineer-to-Engineer (E2E) Community for Espressif products where you can post questions, share knowledge, explore ideas, and help solve problems with fellow engineers.
 - https://esp32.com/
- The ESP Journal Best Practices, Articles, and Notes from Espressif folks.
 - https://blog.espressif.com/
- See the tabs SDKs and Demos, Apps, Tools, AT Firmware.
 - https://espressif.com/en/support/download/sdks-demos

Products

- ESP32-C3 Series SoCs Browse through all ESP32-C3 SoCs.
 - https://espressif.com/en/products/socs?id=ESP32-C3
- ESP32-C3 Series Modules Browse through all ESP32-C3-based modules.
 - https://espressif.com/en/products/modules?id=ESP32-C3
- ESP32-C3 Series DevKits Browse through all ESP32-C3-based devkits.
 - https://espressif.com/en/products/devkits?id=ESP32-C3
- ESP Product Selector Find an Espressif hardware product suitable for your needs by comparing or applying filters. https://products.espressif.com/#/product-selector?language=en

Contact Us

- See the tabs Sales Questions, Technical Enquiries, Circuit Schematic & PCB Design Review, Get Samples (Online stores), Become Our Supplier, Comments & Suggestions.
 - https://espressif.com/en/contact-us/sales-questions

Revision History

Date	Version	Release notes
2024-09-11	v1.9	Updated pin layout and the number of GPIOs for ESP32-C3FH4X according to
2024-09-11		PCN20240702 Upgrade of ESP32-C3FH4X Product
2024-07-29	v1.8	 Removed the ESP32-C3FH4XAZ variant and added <u>Compatibility Advisory for ESP32-C3 Chip Revision v1.1</u> in Chapter 1 <i>ESP32-C3 Series Comparison</i> Updated the default driving strength for each pin in Table 2-1 <i>Pin Overview</i> > Note 4 Added flash erase cycles, retention time, maximum clock frequency in Section 4.1.2.1 <i>Internal Memory</i> Improved the formatting, structure, and wording in the following sections: Section 2 <i>Pins</i> Section 3 <i>Boot Configurations</i> (used to be named as "Strapping Pins") Section 4 <i>Functional Description</i> Other minor updates
2024-04-01	V1.7	 Marked the ESP32-C3FN4 variant as end of life Marked the ESP32-C3FH4AZ variant as NRND Marked the ESP32-C3FH4X variant as recommended
2024-01-19	V1.6	 Added the new ESP32-C3FH4X and ESP32-C3FH4XAZ variants in Chapter 1 ESP32-C3 Series Comparison Corrected the PWM duty resolution to 14 bits in Section 4.2.1.7 LED PWM Controller

Cont'd from previous page

Date	Version	Release notes
2023-08-11	v1.5	 Marked ESP32-C3FN4 as NRND Improved the content in the following sections: Section Product Overview Section 2 Pins Section 4.1.3.6 Power Management Unit Section 4.2.1.2 SPI Controller Section 5.1 Absolute Maximum Ratings Section 5.2 Recommended Operating Conditions Section 5.3 VDD_SPI Output Characteristics Section 5.5 ADC Characteristics Added Appendix A Updated the maximum value of "RF power control range" to 20 dBm in Section 6.2 Bluetooth 5 (LE) Radio Other minor updates
2022-12-15	V1.4	 Deleted feature "Antenna diversity" from Section 4.3.3.1 Bluetooth LE PHY Deleted feature "Supports external power amplifier" Updated the glitch type of GPIO18 to high-level glitch in Table Pin Overview
2022-11-15	V1.3	 Updated notes for Table Pin Overview Added links to the Technical Reference Manual and Peripheral Pin Configurations in Chapter 4 Functional Description Added a note about ADC2 error in Section 4.2.2.1 SAR ADC Updated Section 4.1.3.8 Watchdog Timers Added Table ADC Characteristics Updated Section 5.6.2 Current Consumption in Other Modes Updated RF transmit power in Section 6.2 Bluetooth 5 (LE) Radio Updated the typo in Section 7 Packaging Updated Chapter Related Documentation and Resources
2022-04-13	v1.2	 Added a new chip variant ESP32-C3FH4AZ; Updated Figure ESP32-C3 Functional Block Diagram; Added the wake up source for Deep-sleep mode in Section 4.1.3.6 Power Management Unit.

Cont'd from previous page

Date	Version	Release notes
Date	VEISIOII	Release Hotes
2021-10-26	v1.1	 Updated Figure ESP32-C3 Functional Block Diagram to show power modes; Added CoreMark score in Features; Updated Table Pin Description to show default pin functions; Updated Figure ESP32-C3 Power Scheme and related descriptions; Added Table SPI Signals; Added note 3 to Table Recommended Operating Conditions; Other updates to wording.
2021-05-28	V1.0	 Updated power modes; Updated Section 3 Boot Configurations; Updated some clock names and their frequencies in Section 4.1.3.3 Clock; Added clarification about ADC1 and ADC2 in Section 4.2.2.1 SAR ADC; Updated the default configuration of UORXD and UOTXD after reset in Table IO MUX; Updated sampling rate in Table ADC Characteristics; Updated Table Reliability; Added the link to recommended PCB land pattern in Chapter 7 Packaging.
2021-04-23	v0.8	Updated Wi-Fi Radio and Bluetooth 5 (LE) Radio data.
2021-04-07	v0.7	 Updated information about USB Serial/JTAG Controller; Added GPIO2 to Section 3 Boot Configurations; Updated Figure Address Mapping Structure; Added Table IO MUX and Table Pin Overview in Section 4.1.3.1 IO MUX and GPIO Matrix; Updated information about SPI2 in Section 4.2.1.2 SPI Controller; Updated fixed-priority channel scheme in Section 4.1.1.2 GDMA Controller; Updated Table Reliability.
2021-01-18	v0.6	 Clarified that of the 400 KB SRAM, 16 KB is configured as cache; Updated maximum value to standard limit value in Table Wi-Fi RF Transmitter (TX) Characteristics in Section 6.1.1 Wi-Fi RF Transmitter (TX) Characteristics.

Cont'd from previous page

Date	Version	Release notes
2021-01-13	v0.5	 Updated information about Wi-Fi; Added connection between in-package flash ports and chip pins to table notes in Section Pin Definitions; Updated Figure ESP32-C3 Power Scheme, added Figure Visualization of Timing Parameters for Power-up and Reset and Table Description of Timing Parameters for Power-up and Reset in Section 2.5.2 Power Scheme; Added Figure Visualization of Timing Parameters for the Strapping Pins and Table Description of Timing Parameters for the Strapping Pins in Section 3 Boot Configurations; Updated Table Peripheral Pin Configurations; Added Chapter 5 Electrical Characteristics; Added Chapter 7 Packaging.
2020-11-27	v0.4	Preliminary version.



Disclaimer and Copyright Notice

Information in this document, including URL references, is subject to change without notice.

ALL THIRD PARTY'S INFORMATION IN THIS DOCUMENT IS PROVIDED AS IS WITH NO WARRANTIES TO ITS AUTHENTICITY AND ACCURACY.

NO WARRANTY IS PROVIDED TO THIS DOCUMENT FOR ITS MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, NOR DOES ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE.

All liability, including liability for infringement of any proprietary rights, relating to use of information in this document is disclaimed. No licenses express or implied, by estoppel or otherwise, to any intellectual property rights are granted herein.

The Wi-Fi Alliance Member logo is a trademark of the Wi-Fi Alliance. The Bluetooth logo is a registered trademark of Bluetooth SIG.

All trade names, trademarks and registered trademarks mentioned in this document are property of their respective owners, and are hereby acknowledged.

Copyright © 2024 Espressif Systems (Shanghai) Co., Ltd. All rights reserved.

www.espressif.com