





SLVS561M - DECEMBER 2004 - REVISED JANUARY 2023

# TLV1117 Adjustable and Fixed Low-Dropout Voltage Regulator

#### 1 Features

- Output voltage options: 1.5-V, 1.8-V, 2.5-V, 3.3-V, 5-V, and adjustable
- Output current: 800 mA
- Specified dropout voltage at multiple current levels
- Line regulation maximum: 0.2%
- Load regulation maximum: 0.4%
- For drop-in replacements in fixed output SOT-223 package configuration and improved functionality, see the TLV761

## 2 Applications

- Electronic points of sale
- Medical, health, and fitness applications
- Appliances and white goods
- TV set-top boxes


## 3 Description

The TLV1117 is a positive low-dropout voltage regulator designed to provide up to 800 mA of output current. The device is available in 1.5-V, 1.8-V, 2.5-V, 3.3-V, 5-V, and adjustable-output voltage options. All internal circuitry is designed to operate down to 1-V input-to-output differential. Dropout voltage is specified at a maximum of 1.3 V at 800 mA, decreasing at lower load currents.

#### Package Information

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)
	DCY (SOT-223, 4)	6.50 mm × 3.50 mm
	DRJ (WSON, 8)	4.00 mm × 4.00 mm
	KVU (TO-252, 3)	6.60 mm × 6.10 mm
TLV1117	KCS (TO-220, 3)	10.16 mm × 8.70 mm
	KCT (TO-220, 3)	10.16 mm × 8.59 mm
	KTT (DDPAK/ TO-263, 3)	10.18 mm × 8.41 mm

For all available packages, see the orderable addendum at the end of the data sheet.





## **Table of Contents**

1 Features1	7.3 Feature Description	
2 Applications1	7.4 Device Functional Modes	
3 Description1	8 Application and Implementation	. 11
4 Revision History2	8.1 Application Information	
5 Pin Configuration and Functions3	8.2 Typical Application	
6 Specifications3	8.3 Power Supply Recommendations	
6.1 Absolute Maximum Ratings3	8.4 Layout	
6.2 ESD Ratings3	9 Device and Documentation Support	
6.3 Recommended Operating Conditions4	9.1 Receiving Notification of Documentation Updates	.14
6.4 Thermal Information4	9.2 Support Resources	. 14
6.5 TLV1117C Electrical Characteristics5	9.3 Trademarks	. 14
6.6 TLV1117I Electrical Characteristics6	9.4 Electrostatic Discharge Caution	
6.7 Typical Characteristics7	9.5 Glossary	
7 Detailed Description9	10 Mechanical, Packaging, and Orderable	
7.1 Overview9	Information	. 14
7.2 Functional Block Diagram9		


# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision L (October 2014) to Revision M (January 2023)	Page
Added drop-in replacement bullet to Features section	
Changed Handling Ratings title to ESD Ratings	3
Added Application Information section	
Changes from Revision K (April 2013) to Revision L (October 2014)	Page
Updated data sheet to new TI standards – no specification changes	1
Deleted Ordering Information table.	1
Deleted Ordering Information table.	1
Added Applications	
Added Mechanical, Packaging, and Orderable Information section	



## 5 Pin Configuration and Functions



- (1) V<sub>IN</sub> pins (2, 3, 4) must be connected together.
- (2) V<sub>OUT</sub> pins (5, 6, 7) must be connected together.

Table 5-1. Pin Functions

	PIN					TYPE	DESCRIPTION	
NAME	KTT	KVU	DCY	DRJ	кст	IIFE	DESCRIPTION	
ADJ/GND	1	1	1	1	1	I/O	Output voltage adjustment pin. Connect to a resistor divider.	
INPUT	3	3	3	2, 3, 4	3	ı	Voltage input	
OUTPUT	2	2	2	5, 6, 7	2	0	Voltage output	
NC	_	_	_	8	_	_	No connect	

## 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V <sub>IN</sub>	Continuous input voltage		16	V
$T_J$	Operating virtual-junction temperature		150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2500	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±1500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



### 6.3 Recommended Operating Conditions

			MIN <sup>(1)</sup>	MAX	UNIT
		TLV1117	2.7	15	
		TLV1117-15	2.9	15	
\/ Input valtage	Input voltage	TLV1117-18	3.2	15	V
V <sub>IN</sub>	Input voltage	TLV1117-25	3.9	15	V
		TLV1117-33	4.7	15	
		TLV1117-50	6.4	15	
Io	Output current			8.0	Α
_	Operating virtual-junction temperature	TLV1117C	0	125	°C
T <sub>J</sub> Ope	Operating virtual-junction temperature	TLV1117I	-40	125	C

The input-to-output differential across the regulator should provide for some margin against regulator operation at the maximum dropout (for a particular current value). This margin is needed to account for tolerances in both the input voltage (lower limit) and the output voltage (upper limit). The absolute minimum V<sub>IN</sub> for a desired maximum output current can be calculated by the following:  $V_{IN(min)} = V_{OUT(max)} + V_{DO(max at rated current)}$ 

#### 6.4 Thermal Information

					TLV111	7			
	THERMAL METRIC(1) (2) (3)	Powe	erFlex						UNITS
		KTE (3 PINS)	KTP (3 PINS)	DRJ (8 PINS)	DCY (4 PINS)	KVU (3 PINS)	KCS, KCT (3 PINS)	KTT (3 PINS)	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	38.6	49.2	38.3	104.3	50.9	30.1	27.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	34.7	60.6	36.5	53.7	57.9	44.6	43.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	3.2	3.1	60.5	5.7	34.8	1.2	17.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	5.9	8.7	0.2	3.1	6	5	2.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	3.1	3	12	5.5	23.7	1.2	9.3	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	3	3	4.7	n/a	0.4	0.4	0.3	°C/W
R <sub>eJP</sub>	Thermal resistance between the die junction and the bottom of the exposed pad.	2.7	1.4	1.78	n/a	n/a	3	1.94	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application

Product Folder Links: TLV1117

For thermal estimates of this device based on PCB copper area, see the TI PCB Thermal Calculator.

The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

#### 6.5 TLV1117C Electrical Characteristics

 $T_1 = 0$ °C to 125°C, all typical values are at  $T_1 = 25$ °C (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN	TYP	MAX	UNIT	
Defense veltere V	$V_{IN} - V_{OUT} = 2 \text{ V, } I_{OUT} = 10 \text{ mA, } T_J = 25^{\circ}\text{C}$	TI \ /444.7	1.238	1.25	1.262	
Reference voltage, V <sub>REF</sub>	V <sub>IN</sub> – V <sub>OUT</sub> = 1.4 V to 10 V, I <sub>OUT</sub> = 10 mA to 800 mA	TLV1117	1.225	1.25	1.27	
	V <sub>IN</sub> = 3.5 V, I <sub>OUT</sub> = 10 mA, T <sub>J</sub> = 25°C	TI)/4447 45	1.485	1.5	1.515	
	V <sub>IN</sub> = 2.9 V to 10 V, I <sub>OUT</sub> = 0 mA to 800 mA	TLV1117-15	1.455	1.5	1.545	
	V <sub>IN</sub> = 3.8 V, I <sub>OUT</sub> = 10 mA, T <sub>J</sub> = 25°C	TI \/4447 40	1.782	1.8	1.818	
	V <sub>IN</sub> = 3.2 V to 10 V, I <sub>OUT</sub> = 0 mA to 800 mA	TLV1117-18	1.746	1.8	1.854	V
Output valtage V	V <sub>IN</sub> = 4.5 V, I <sub>OUT</sub> = 10 mA, T <sub>J</sub> = 25°C	2.475	2.5	2.525	V	
Output voltage, v <sub>OUT</sub>	V <sub>IN</sub> = 3.9 V to 10 V, I <sub>OUT</sub> = 0 mA to 800 mA	TLV1117-25	2.450	2.5	2.550	
	V <sub>IN</sub> = 5 V, I <sub>OUT</sub> = 10 mA, T <sub>J</sub> = 25°C	TI \/4447_22	3.267	3.3	3.333	
	V <sub>IN</sub> = 4.75 V to 10 V, I <sub>OUT</sub> = 0 mA to 800 mA	— TLV1117-33	3.235	3.3	3.365	
	V <sub>IN</sub> = 7 V, I <sub>OUT</sub> = 10 mA, T <sub>J</sub> = 25°C	4.950	5.0	5.050		
Output voltage, V <sub>OUT</sub>	V <sub>IN</sub> = 6.5 V to 12 V, I <sub>OUT</sub> = 0 mA to 800 mA	4.900	5.0	5.100		
	I <sub>OUT</sub> = 10 mA, V <sub>IN</sub> – V <sub>OUT</sub> = 1.5 V to 13.75 V	TLV1117		0.035%	0.2%	_
	I <sub>OUT</sub> = 0 mA, V <sub>IN</sub> = 2.9 V to 10 V	TLV1117-15		1	6	
Line regulation	I <sub>OUT</sub> = 0 mA, V <sub>IN</sub> = 3.2 V to 10 V		1	6		
	I <sub>OUT</sub> = 0 mA, V <sub>IN</sub> = 3.9 V to 10 V	TLV1117-25		1	6	mV
	I <sub>OUT</sub> = 0 mA, V <sub>IN</sub> = 4.75 V to 15 V	TLV1117-33		1	6	
	I <sub>OUT</sub> = 0 mA, V <sub>IN</sub> = 6.5 V to 15 V	TLV1117-50		1	10	
	I <sub>OUT</sub> = 10 mA to 800 mA, V <sub>IN</sub> – V <sub>OUT</sub> = 3 V	TLV1117		0.2%	0.4%	_
	I <sub>OUT</sub> = 0 mA to 800 mA, V <sub>IN</sub> = 2.9 V	TLV1117-15		1	10	
Land vanulation	I <sub>OUT</sub> = 0 mA to 800 mA, V <sub>IN</sub> = 3.2 V		1	10		
Load regulation	I <sub>OUT</sub> = 0 mA to 800 mA, V <sub>IN</sub> = 3.9 V	TLV1117-25		1	10	mV
	I <sub>OUT</sub> = 0 mA to 800 mA, V <sub>IN</sub> = 4.75 V	TLV1117-33		1	10	
	I <sub>OUT</sub> = 0 mA to 800 mA, V <sub>IN</sub> = 6.5 V	TLV1117-50		1	15	
	I <sub>OUT</sub> = 100 mA			1.1	1.2	
Dropout voltage, V <sub>DO</sub> <sup>(2)</sup>	I <sub>OUT</sub> = 500 mA			1.15	1.25	V
	I <sub>OUT</sub> = 800 mA			1.2	1.3	
Current limit	$V_{IN} - V_{OUT} = 5 \text{ V}, T_J = 25^{\circ}C^{(3)}$		0.8	1.2	1.6	Α
Minimum load current	V <sub>IN</sub> = 15 V	TLV1117		1.7	5	mA
Quiescent current	V <sub>IN</sub> ≤ 15 V	All fixed-voltage options		5	10	mA
Thermal regulation	30-ms pulse, T <sub>A</sub> = 25°C			0.01	0.1	%/W
Ripple rejection	V <sub>IN</sub> – V <sub>OUT</sub> = 3 V, V <sub>ripple</sub> = 1 V <sub>pp</sub> , f = 120 Hz		60	75		dB
ADJ pin current				80	120	μA
Change in ADJ pin current	$V_{IN} - V_{OUT} = 1.4 \text{ V to } 10 \text{ V}, I_{OUT} = 10 \text{ mA to } 800 \text{ mA}$			0.2	5	μΑ
Temperature stability	T <sub>J</sub> = full range			0.5%		_
Long-term stability	1000 hrs, no load, T <sub>A</sub> = 125°C			0.3%		_
Output noise voltage (% of V <sub>OUT</sub> )	f = 10 Hz to 100 kHz			0.003%		_

<sup>(1)</sup> All characteristics are measured with a 10-µF capacitor across the input and a 10-µF capacitor across the output. Pulse testing techniques are used to maintain the junction temperature as close to the ambient temperature as possible.

Dropout is defined as the V<sub>IN</sub> to V<sub>OUT</sub> differential at which V<sub>OUT</sub> drops 100 mV below the value of V<sub>OUT</sub>, measured at  $V_{IN} = V_{OUT(nom)} + 1.5 \text{ V}$ .

(3) Current limit test specified under recommended operating conditions.



#### **6.6 TLV1117I Electrical Characteristics**

 $T_J = -40$ °C to 125°C, all typical values are at  $T_J = 25$ °C (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>(1)</sup>		MIN	TYP	MAX	UNIT
Defended walkans M	V <sub>IN</sub> – V <sub>OUT</sub> = 2 V, I <sub>OUT</sub> = 10 mA, T <sub>J</sub> = 25°C	TI \ /444.7	1.238	1.25	1.262	
Reference voltage, V <sub>REF</sub>	$V_{IN} - V_{OUT} = 1.4 \text{ V to } 10 \text{ V, } I_{OUT} = 10 \text{ mA to } 800 \text{ mA}$	TLV1117	1.200	1.25	1.29	
	V <sub>IN</sub> = 3.5 V, I <sub>OUT</sub> = 10 mA, T <sub>J</sub> = 25°C	TI \/4447 45	1.485	1.5	1.515	
	V <sub>IN</sub> = 2.9 V to 10 V, I <sub>OUT</sub> = 0 mA to 800 mA	TLV1117-15	1.44	1.5	1.56	
	V <sub>IN</sub> = 3.8 V, I <sub>OUT</sub> = 10 mA, T <sub>J</sub> = 25°C	TI V/1117 10	1.782	1.8	1.818	
	V <sub>IN</sub> = 3.2 V to 10 V, I <sub>OUT</sub> = 0 mA to 800 mA	TLV1117-18	1.728	1.8	1.872	
Output valtage V	V <sub>IN</sub> = 4.5 V, I <sub>OUT</sub> = 10 mA, T <sub>J</sub> = 25°C	TI V/1417 05	2.475	2.5	2.525	V
Output voitage, v <sub>OUT</sub>	V <sub>IN</sub> = 3.9 V to 10 V, I <sub>OUT</sub> = 0 mA to 800 mA	TLV1117-25	2.4	2.5	2.6	
	V <sub>IN</sub> = 5 V, I <sub>OUT</sub> = 10 mA, T <sub>J</sub> = 25°C	TI V/1117 22	3.267	3.3	3.333	
	V <sub>IN</sub> = 4.75 V to 10 V, I <sub>OUT</sub> = 0 mA to 800 mA	TLV1117-33	3.168	3.3	3.432	
	V <sub>IN</sub> = 7 V, I <sub>OUT</sub> = 10 mA, T <sub>J</sub> = 25°C	TLV1117-50	4.95	5.0	5.05	
Dutput voltage, V <sub>OUT</sub> Line regulation  Load regulation  Dropout voltage, V <sub>DO</sub> (2)  Current limit  Minimum load current  Quiescent current	V <sub>IN</sub> = 6.5 V to 12 V, I <sub>OUT</sub> = 0 mA to 800 mA	4.80	5.0	5.20		
	I <sub>OUT</sub> = 10 mA, V <sub>IN</sub> – V <sub>OUT</sub> = 1.5 V to 13.75 V	TLV1117		0.035%	0.3%	_
	I <sub>OUT</sub> = 0 mA, V <sub>IN</sub> = 2.9 V to 10 V	TLV1117-15		1	10	
Line regulation	I <sub>OUT</sub> = 0 mA, V <sub>IN</sub> = 3.2 V to 10 V	TLV1117-18		1	10	
	I <sub>OUT</sub> = 0 mA, V <sub>IN</sub> = 3.9 V to 10 V	TLV1117-25		1	10	mV
	I <sub>OUT</sub> = 0 mA, V <sub>IN</sub> = 4.75 V to 15 V	TLV1117-33		1	10	
	I <sub>OUT</sub> = 0 mA, V <sub>IN</sub> = 6.5 V to 15 V	TLV1117-50		1	15	
	I <sub>OUT</sub> = 10 mA to 800 mA, V <sub>IN</sub> – V <sub>OUT</sub> = 3 V	TLV1117		0.2%	0.5%	_
	I <sub>OUT</sub> = 0 mA to 800 mA, V <sub>IN</sub> = 2.9 V		1	15		
Load regulation	I <sub>OUT</sub> = 0 mA to 800 mA, V <sub>IN</sub> = 3.2 V		1	15		
Load regulation	I <sub>OUT</sub> = 0 mA to 800 mA, V <sub>IN</sub> = 3.9 V	TLV1117-25		1	15	mV
	I <sub>OUT</sub> = 0 mA to 800 mA, V <sub>IN</sub> = 4.75 V	TLV1117-33		1	15	
	I <sub>OUT</sub> = 0 mA to 800 mA, V <sub>IN</sub> = 6.5 V	TLV1117-50		1	20	
	I <sub>OUT</sub> = 100 mA			1.1	1.3	
Dropout voltage, V <sub>DO</sub> <sup>(2)</sup>	I <sub>OUT</sub> = 500 mA			1.15	1.35	V
	I <sub>OUT</sub> = 800 mA			1.2	1.4	
Current limit	$V_{IN} - V_{OUT} = 5 \text{ V}, T_J = 25^{\circ} \text{C}^{(3)}$		0.8	1.2	1.6	Α
Minimum load current	V <sub>IN</sub> = 15 V	TLV1117		1.7	5	mA
Quiescent current	V <sub>IN</sub> ≤ 15 V	All fixed-voltage options		5	15	mA
Thermal regulation	30-ms pulse, T <sub>A</sub> = 25°C			0.01	0.1	%/W
Ripple rejection	$V_{IN} - V_{OUT} = 3 \text{ V}, V_{ripple} = 1 \text{ V}_{pp}, f = 120 \text{ Hz}$		60	75		dB
ADJ pin current				80	120	μA
Change in ADJ pin current	$V_{IN} - V_{OUT} = 1.4 \text{ V to } 10 \text{ V}, I_{OUT} = 10 \text{ mA to } 800 \text{ mA}$			0.2	10	μA
Temperature stability	T <sub>J</sub> = full range			0.5%		_
Long-term stability	1000 hrs, No load, T <sub>A</sub> = 125°C			0.3%		_
Output noise voltage (% of V <sub>OUT</sub> )	f = 10 Hz to 100 kHz			0.003%		_

All characteristics are measured with a 10-µF capacitor across the input and a 10-µF capacitor across the output. Pulse testing (1) techniques are used to maintain the junction temperature as close to the ambient temperature as possible.


Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

<sup>(2)</sup> Dropout is defined as the V<sub>IN</sub> to V<sub>OUT</sub> differential at which V<sub>OUT</sub> drops 100 mV below the value of V<sub>OUT</sub>, measured at  $V_{IN} = V_{OUT(nom)} + 1.5 \text{ V}$ . Current limit test specified under recommended operating conditions




## **6.7 Typical Characteristics**





## **6.7 Typical Characteristics (continued)**



## 7 Detailed Description

#### 7.1 Overview


The TLV1117 is a positive low-dropout voltage regulator designed to provide up to 800 mA of output current. The device is available in 1.5-V, 1.8-V, 2.5-V, 3.3-V, 5-V, and adjustable-output voltage options. All internal circuitry is designed to operate down to a 1-V, input-to-output differential. Dropout voltage is specified at a maximum of 1.3 V at 800 mA, decreasing at lower load currents.

The TLV1117 is designed to be stable with tantalum and aluminum electrolytic output capacitors having an equivalent series resistance (ESR) between 0.2  $\Omega$  and 10  $\Omega$ .

Unlike positive-negative-positive (PNP)-type regulators, in which up to 10% of the output current is wasted as quiescent current, the quiescent current of the TLV1117 flows into the load, increasing efficiency.

The TLV1117C is characterized for operation over the virtual junction temperature range of 0°C to +125°C, and the TLV1117I is characterized for operation over the virtual junction temperature range of –40°C to +125°C.

## 7.2 Functional Block Diagram



#### 7.3 Feature Description

#### 7.3.1 NPN Output Drive

Negative-positive-negative (NPN) output topology provides lower output impedance than most LDOs. However, an output capacitor is required. To support maximum current and lowest temperature, use a 1.4-V headroom (less for lower currents)  $(V_1 - V_0)$ .

#### 7.3.2 Overload Block

Current limiting and overtemperature shutdown protects against overload or under heat sinking.

#### 7.3.3 Programmable Feedback

An op amp with a 1.25-V offset input at the ADJUST pin provides easy output voltage programming. For current regulation applications, use a single resistor whose resistance value is 1.25 V / IOUT with a power rating greater than  $(1.25 \text{ V})^2$  / R. For voltage regulation applications, two resistors set the output voltage.

Copyright © 2023 Texas Instruments Incorporated



#### 7.4 Device Functional Modes

### 7.4.1 Normal Operation

The device OUTPUT pin sources current necessary to make the OUTPUT pin 1.25 V greater than the ADJUST terminal to provide output regulation.

#### 7.4.2 Operation With Low Input Voltage

The adjustable version of the device requires a 1-V headroom  $(V_I - V_O)$  to operate in regulation. With less headroom, the device can drop out and the OUTPUT voltage is the INPUT voltage minus the dropout voltage.

#### 7.4.3 Operation at Light Loads

The device passes the bias current to the OUTPUT pin. The load or feedback must consume this minimum current for regulation or the output can possibly be too high.

#### 7.4.4 Operation in Self Protection

When an overload occurs, the device shuts down the output stage or reduces the output current to prevent device damage. The device automatically resets from the overload. The output can be reduced or alternate between on and off until the overload is removed.

Product Folder Links: *TLV1117* 

## 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

The TLV1117 is a versatile and high-performance, linear regulator with a wide temperature range and tight line and load regulation operation. An output capacitor is required to further improve transient response and stability. For the adjustable option, the ADJ pin can also be bypassed to achieve very-high, ripple-rejection ratios. The TLV1117 is versatile in the device applications, including being used as a post regulator for DC/DC converters, battery chargers, and microprocessor supplies.

#### 8.2 Typical Application




Figure 8-1. Basic Adjustable Regulator

The adjustable version of the TLV1117 takes a 2.7-V to 15-V input. The voltage  $V_{REF}$  refers to the voltage between the output and the ADJUST pin, typically 1.25 V. The  $V_{REF}$  voltage causes a current to flow across R1, which is the same current that flows across R2 (minus the negligible 50- $\mu$ A  $I_{ADJ}$ ). Therefore, R2 can be adjusted to create a larger voltage drop from GND and set the output voltage. The output voltage equation is described in the *Detailed Design Procedure* section.

#### 8.2.1 Design Requirements

- (A) Output capacitor selection is critical for regulator stability. Larger C<sub>OUT</sub> values benefit the regulator by improving transient response and loop stability. This device is designed to be stable with tantalum and aluminum electrolytic output capacitors having an ESR between 0.2 Ω and 10 Ω.
- (B) C<sub>ADJ</sub> can be used to improve ripple rejection. If C<sub>ADJ</sub> is used, a C<sub>OUT</sub> that is larger in value than C<sub>ADJ</sub> must be used.
- (C) C<sub>IN</sub> is recommended if the TLV1117 is not located near the power-supply filter.
- (D) An external diode is recommended to protect the regulator if the input instantaneously is shorted to GND.

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



## 8.2.2 Detailed Design Procedure

The output voltage can be calculated as shown in Equation 1:

$$V_{OUT} = V_{REF} \left( 1 + \frac{R2}{R1} \right) + \left( I_{ADJ} \times R2 \right)$$
(1)

 $I_{ADJ}$  can be neglected in most applications because the value is approximately 80  $\mu A$ .

#### 8.2.3 Application Curve




Figure 8-2. Dropout Voltage vs Load Current

## 8.3 Power Supply Recommendations

The fixed and adjustable versions of the TLV1117 have different recommended ranges of operating voltage. See the *Recommended Operating Conditions* table for specific operating ranges.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

#### 8.4 Layout

### 8.4.1 Layout Guidelines

One or two input capacitors are recommended if the TLV1117 is not located near the power-supply output filter capacitor. These capacitors can filter high-frequency noise and mitigate brief voltage surges from the input. Traces on the input and output pins of the device must be wide enough to support the full range of current needed in the application to minimize I×R drop.

#### 8.4.2 Layout Example




Figure 8-3. Layout Example



## 9 Device and Documentation Support

## 9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 9.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 9.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 9.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.

Product Folder Links: TLV1117





www.ti.com 3-Nov-2023

## **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV1117-15CDCY	ACTIVE	SOT-223	DCY	4	80	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 125	T2	Samples
TLV1117-15CDCYR	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 125	T2	Samples
TLV1117-15CDCYRG3	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 125	T2	Samples
TLV1117-15IDCYR	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	Т3	Samples
TLV1117-18CDCY	ACTIVE	SOT-223	DCY	4	80	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 125	T4	Samples
TLV1117-18CDCYR	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 125	T4	Samples
TLV1117-18CDCYRG3	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 125	T4	Samples
TLV1117-18CDRJR	ACTIVE	SON	DRJ	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 125	ZYK	Samples
TLV1117-18IDCY	LIFEBUY	SOT-223	DCY	4	80	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	T5	
TLV1117-18IDCYR	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	T5	Samples
TLV1117-18IDCYRG3	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	T5	Samples
TLV1117-18IDRJR	LIFEBUY	SON	DRJ	8	1000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZYL	
TLV1117-25CDCY	ACTIVE	SOT-223	DCY	4	80	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 125	T6	Samples
TLV1117-25CDCYR	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 125	T6	Samples
TLV1117-25CDCYRG3	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 125	T6	Samples
TLV1117-25CKVURG3	ACTIVE	TO-252	KVU	3	2500	RoHS & Green	SN	Level-3-260C-168 HR	0 to 125	ZE25	Samples
TLV1117-25IDCY	ACTIVE	SOT-223	DCY	4	80	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	Т8	Samples
TLV1117-25IDCYR	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	Т8	Samples
TLV1117-25IDRJR	ACTIVE	SON	DRJ	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZYN	Samples
TLV1117-33CDCY	ACTIVE	SOT-223	DCY	4	80	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 125	V3	Samples





www.ti.com

3-Nov-2023

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV1117-33CDCYG3	ACTIVE	SOT-223	DCY	4	80	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 125	V3	Samples
TLV1117-33CDCYR	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 125	V3	Samples
TLV1117-33CDCYRG3	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 125	V3	Samples
TLV1117-33CDRJR	LIFEBUY	SON	DRJ	8	1000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 125	ZYP	
TLV1117-33CKVURG3	ACTIVE	TO-252	KVU	3	2500	RoHS & Green	SN	Level-3-260C-168 HR	0 to 125	ZE33	Samples
TLV1117-33IDCY	ACTIVE	SOT-223	DCY	4	80	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	(V3, VS)	Samples
TLV1117-33IDCYG3	ACTIVE	SOT-223	DCY	4	80	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	(V3, VS)	Samples
TLV1117-33IDCYR	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	VS	Samples
TLV1117-33IDCYRG3	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	VS	Samples
TLV1117-33IDRJR	LIFEBUY	SON	DRJ	8	1000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZYR	
TLV1117-33IKVURG3	ACTIVE	TO-252	KVU	3	2500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	ZF33	Samples
TLV1117-50CDCY	ACTIVE	SOT-223	DCY	4	80	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 125	VT	Samples
TLV1117-50CDCYG3	ACTIVE	SOT-223	DCY	4	80	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 125	VT	Samples
TLV1117-50CDCYR	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 125	VT	Samples
TLV1117-50CDCYRG3	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 125	VT	Samples
TLV1117-50CDRJR	LIFEBUY	SON	DRJ	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 125	ZE50	
TLV1117-50CKVURG3	ACTIVE	TO-252	KVU	3	2500	RoHS & Green	SN	Level-3-260C-168 HR	0 to 125	ZE50	Samples
TLV1117-50IDCY	ACTIVE	SOT-223	DCY	4	80	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	VU	Samples
TLV1117-50IDCYR	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	VU	Samples
TLV1117-50IDCYRG3	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	VU	Samples
TLV1117-50IDRJR	LIFEBUY	SON	DRJ	8	1000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZF50	
TLV1117-50IDRJRG4	LIFEBUY	SON	DRJ	8	1000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZF50	
TLV1117-50IKVURG3	ACTIVE	TO-252	KVU	3	2500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	ZF50	Samples





www.ti.com 3-Nov-2023

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV1117CDCY	LIFEBUY	SOT-223	DCY	4	80	RoHS & Green	(6) SN	Level-2-260C-1 YEAR	0 to 125	V4	
TLV1117CDCYG3	LIFEBUY	SOT-223	DCY	4	80	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 125	V4	
TLV1117CDCYR	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 125	V4	Samples
TLV1117CDCYRG3	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 125	V4	Samples
TLV1117CDRJR	LIFEBUY	SON	DRJ	8	1000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 125	ZYS	
TLV1117CKCS	ACTIVE	TO-220	KCS	3	50	RoHS & Green	SN	N / A for Pkg Type	0 to 125	TLV1117C	Samples
TLV1117CKCT	ACTIVE	TO-220	KCT	3	50	TBD	Call TI	Call TI	0 to 125		Samples
TLV1117CKVURG3	ACTIVE	TO-252	KVU	3	2500	RoHS & Green	SN	Level-3-260C-168 HR	0 to 125	TV1117	Samples
TLV1117IDCY	LIFEBUY	SOT-223	DCY	4	80	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	V2	
TLV1117IDCYG3	LIFEBUY	SOT-223	DCY	4	80	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	V2	
TLV1117IDCYR	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	V2	Samples
TLV1117IDCYRG3	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	V2	Samples
TLV1117IDRJR	LIFEBUY	SON	DRJ	8	1000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZYT	
TLV1117IKCS	LIFEBUY	TO-220	KCS	3	50	RoHS & Green	SN	N / A for Pkg Type	-40 to 125	TLV1117I	
TLV1117IKCSE3	LIFEBUY	TO-220	KCS	3	50	RoHS & Green	SN	N / A for Pkg Type	-40 to 125	TLV1117I	
TLV1117IKTTR	LIFEBUY	DDPAK/ TO-263	KTT	3	500	RoHS & Green	SN	Level-3-245C-168 HR	-40 to 125	TLV1117I	
TLV1117IKVURG3	ACTIVE	TO-252	KVU	3	2500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	TY1117	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



## PACKAGE OPTION ADDENDUM

www.ti.com 3-Nov-2023

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 3-Nov-2023

## TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV1117-15CDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117-15IDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117-18CDCYR	SOT-223	DCY	4	2500	330.0	12.4	6.55	7.25	1.9	8.0	12.0	Q3
TLV1117-18CDRJR	SON	DRJ	8	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TLV1117-18IDCYR	SOT-223	DCY	4	2500	330.0	12.4	6.55	7.25	1.9	8.0	12.0	Q3
TLV1117-18IDRJR	SON	DRJ	8	1000	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TLV1117-25CDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117-25CKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.8	8.0	16.0	Q2
TLV1117-25CKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TLV1117-25IDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117-25IDRJR	SON	DRJ	8	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TLV1117-33CDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117-33CDRJR	SON	DRJ	8	1000	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TLV1117-33CKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.8	8.0	16.0	Q2
TLV1117-33CKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TLV1117-33IDCYR	SOT-223	DCY	4	2500	330.0	12.4	6.55	7.25	1.9	8.0	12.0	Q3



# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Nov-2023

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV1117-33IDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117-33IDRJR	SON	DRJ	8	1000	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TLV1117-33IKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TLV1117-33IKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.8	8.0	16.0	Q2
TLV1117-50CDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117-50CDRJR	SON	DRJ	8	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TLV1117-50CKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TLV1117-50CKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.8	8.0	16.0	Q2
TLV1117-50IDCYR	SOT-223	DCY	4	2500	330.0	12.4	6.55	7.25	1.9	8.0	12.0	Q3
TLV1117-50IDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117-50IDRJR	SON	DRJ	8	1000	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TLV1117-50IKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.8	8.0	16.0	Q2
TLV1117-50IKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TLV1117CDCYR	SOT-223	DCY	4	2500	330.0	12.4	6.55	7.25	1.9	8.0	12.0	Q3
TLV1117CDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117CDRJR	SON	DRJ	8	1000	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TLV1117CKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TLV1117CKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.8	8.0	16.0	Q2
TLV1117IDCYR	SOT-223	DCY	4	2500	330.0	12.4	6.55	7.25	1.9	8.0	12.0	Q3
TLV1117IDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117IDRJR	SON	DRJ	8	1000	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TLV1117IKTTR	DDPAK/ TO-263	KTT	3	500	330.0	24.4	10.8	16.3	5.11	16.0	24.0	Q2
TLV1117IKTTR	DDPAK/ TO-263	KTT	3	500	330.0	24.4	10.8	16.1	4.9	16.0	24.0	Q2
TLV1117IKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TLV1117IKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.8	8.0	16.0	Q2



www.ti.com 3-Nov-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV1117-15CDCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117-15IDCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117-18CDCYR	SOT-223	DCY	4	2500	336.0	336.0	48.0
TLV1117-18CDRJR	SON	DRJ	8	3000	367.0	367.0	35.0
TLV1117-18IDCYR	SOT-223	DCY	4	2500	336.0	336.0	48.0
TLV1117-18IDRJR	SON	DRJ	8	1000	210.0	185.0	35.0
TLV1117-25CDCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117-25CKVURG3	TO-252	KVU	3	2500	350.0	334.0	47.0
TLV1117-25CKVURG3	TO-252	KVU	3	2500	340.0	340.0	38.0
TLV1117-25IDCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117-25IDRJR	SON	DRJ	8	3000	367.0	367.0	35.0
TLV1117-33CDCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117-33CDRJR	SON	DRJ	8	1000	210.0	185.0	35.0
TLV1117-33CKVURG3	TO-252	KVU	3	2500	350.0	334.0	47.0
TLV1117-33CKVURG3	TO-252	KVU	3	2500	340.0	340.0	38.0
TLV1117-33IDCYR	SOT-223	DCY	4	2500	336.0	336.0	48.0
TLV1117-33IDCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117-33IDRJR	SON	DRJ	8	1000	210.0	185.0	35.0



# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Nov-2023

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV1117-33IKVURG3	TO-252	KVU	3	2500	340.0	340.0	38.0
TLV1117-33IKVURG3	TO-252	KVU	3	2500	350.0	334.0	47.0
TLV1117-50CDCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117-50CDRJR	SON	DRJ	8	3000	367.0	367.0	35.0
TLV1117-50CKVURG3	TO-252	KVU	3	2500	340.0	340.0	38.0
TLV1117-50CKVURG3	TO-252	KVU	3	2500	350.0	334.0	47.0
TLV1117-50IDCYR	SOT-223	DCY	4	2500	336.0	336.0	48.0
TLV1117-50IDCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117-50IDRJR	SON	DRJ	8	1000	210.0	185.0	35.0
TLV1117-50IKVURG3	TO-252	KVU	3	2500	350.0	334.0	47.0
TLV1117-50IKVURG3	TO-252	KVU	3	2500	340.0	340.0	38.0
TLV1117CDCYR	SOT-223	DCY	4	2500	336.0	336.0	48.0
TLV1117CDCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117CDRJR	SON	DRJ	8	1000	210.0	185.0	35.0
TLV1117CKVURG3	TO-252	KVU	3	2500	340.0	340.0	38.0
TLV1117CKVURG3	TO-252	KVU	3	2500	350.0	334.0	47.0
TLV1117IDCYR	SOT-223	DCY	4	2500	336.0	336.0	48.0
TLV1117IDCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117IDRJR	SON	DRJ	8	1000	210.0	185.0	35.0
TLV1117IKTTR	DDPAK/TO-263	ктт	3	500	340.0	340.0	38.0
TLV1117IKTTR	DDPAK/TO-263	KTT	3	500	350.0	334.0	47.0
TLV1117IKVURG3	TO-252	KVU	3	2500	340.0	340.0	38.0
TLV1117IKVURG3	TO-252	KVU	3	2500	350.0	334.0	47.0



www.ti.com 3-Nov-2023

## **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TLV1117-15CDCY	DCY	SOT-223	4	80	559	8.6	500	3.6
TLV1117-18CDCY	DCY	SOT-223	4	80	559	8.6	500	3.6
TLV1117-18IDCY	DCY	SOT-223	4	80	559	8.6	500	3.6
TLV1117-25CDCY	DCY	SOT-223	4	80	559	8.6	500	3.6
TLV1117-25IDCY	DCY	SOT-223	4	80	559	8.6	500	3.6
TLV1117-33CDCY	DCY	SOT-223	4	80	559	8.6	500	3.6
TLV1117-33CDCYG3	DCY	SOT-223	4	80	559	8.6	500	3.6
TLV1117-33IDCY	DCY	SOT-223	4	80	559	8.6	500	3.6
TLV1117-33IDCYG3	DCY	SOT-223	4	80	559	8.6	500	3.6
TLV1117-50CDCY	DCY	SOT-223	4	80	559	8.6	500	3.6
TLV1117-50CDCYG3	DCY	SOT-223	4	80	559	8.6	500	3.6
TLV1117-50IDCY	DCY	SOT-223	4	80	559	8.6	500	3.6
TLV1117CDCY	DCY	SOT-223	4	80	542.9	8.6	3606	2.67
TLV1117CDCY	DCY	SOT-223	4	80	559	8.6	500	3.6
TLV1117CDCYG3	DCY	SOT-223	4	80	559	8.6	500	3.6
TLV1117CDCYG3	DCY	SOT-223	4	80	542.9	8.6	3606	2.67
TLV1117CKCS	KCS	TO-220	3	50	532	34.1	700	9.6
TLV1117CKCS	KCS	TO-220	3	50	532	34.1	700	9.6
TLV1117IDCY	DCY	SOT-223	4	80	542.9	8.6	3606	2.67
TLV1117IDCY	DCY	SOT-223	4	80	559	8.6	500	3.6
TLV1117IDCYG3	DCY	SOT-223	4	80	542.9	8.6	3606	2.67
TLV1117IDCYG3	DCY	SOT-223	4	80	559	8.6	500	3.6
TLV1117IKCS	KCS	TO-220	3	50	532	34.1	700	9.6
TLV1117IKCS	KCS	TO-220	3	50	532	34.1	700	9.6
TLV1117IKCSE3	KCS	TO-220	3	50	532	34.1	700	9.6
TLV1117IKCSE3	KCS	TO-220	3	50	532	34.1	700	9.6



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4205521-2/E







### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Shape may vary per different assembly sites.

  4. Reference JEDEC registration TO-252.





NOTES: (continued)

- 5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002(www.ti.com/lit/slm002) and SLMA004 (www.ti.com/lit/slma004).
- 6. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)



<sup>7.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations

design recommendations.

8. Board assembly site may have different recommendations for stencil design.

# DRJ (S-PWSON-N8)

## PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. SON (Small Outline No-Lead) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

E. Package complies to JEDEC MO-229 variation WGGB.



# DRJ (S-PWSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206882/F 01/11

NOTE: All linear dimensions are in millimeters



# DRJ (S-PWSON-N8)

## SMALL PACKAGE OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">https://www.ti.com</a>.
- E. Laser cutting apertures with electropolish and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances and vias tenting recommendations for vias placed in the thermal pad.



# KTT (R-PSFM-G3)

# PLASTIC FLANGE-MOUNT PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- 3. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash or protrusion not to exceed 0.005 (0,13) per side.
- ⚠ Falls within JEDEC T0—263 variation AA, except minimum lead thickness and minimum exposed pad length.



# KTT (R-PSFM-G3)

# PLASTIC FLANGE-MOUNT PACKAGE



NOTES: A.

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-SM-782 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release.

  Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
- F. This package is designed to be soldered to a thermal pad on the board. Refer to the Product Datasheet for specific thermal information, via requirements, and recommended thermal pad size. For thermal pad sizes larger than shown a solder mask defined pad is recommended in order to maintain the solderable pad geometry while increasing copper area.



## DCY (R-PDSO-G4)

#### PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters (inches).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion.

D. Falls within JEDEC TO-261 Variation AA.

# DCY (R-PDSO-G4)

## PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil recommendations. Refer to IPC 7525 for stencil design considerations.








### NOTES:

- Dimensions are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. Lead dimensions are not controlled within this area.
- 4. Reference JEDEC registration TO-220.









#### NOTES:

- 1. Dimensions are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Reference JEDEC registration TO-220.





## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated