

Control signals

Lab 4

Mux - rt = 0

Controller

Mux - rd = 1

- 1 - imm

	RegWrite	RegDst	ALUOp	ALUSrc	MemWrite	MemRead	MemToReg	branch
ADD rd, rs, rt ✓	1	1	000000	0	0	0	1	0
SUB rd, rs, rt ✓	1	1	000000	0	0	0	1	0
AND rd, rs, rt ✓	1	1	000000	0	0	0	1	0
ANDI rt, rs, imm 10-16 ✓	1	0	001100	1	0	0	1	0
ADDI rt, rs, imm ✓	1	0	001000	1	0	0	1	0
MUL rd, rs, rt ✓	1	1	011100	0	0	0	1	0
LW rt, offset(base) ✓	1	0	100011	1	0	1	0	0
SW rt, offset(base) ✓	0	0	101011	1	1	0	0 x	0
SB rt, offset(base) ✓ need to x4	0	0	101000	1	1	0	0 x	0
LH ^{half word} rt, offset(base) ✓	1	0	100001	1	0	1	0	0
LB rt, offset(base) ✓ need to x4	1	0	100000	1	0	1	0	0
SH rt, offset(base)	0	0	101001	1	1	0	0 x	0
BGEZ rs, offset	0	0 x	000001		0	0		1
BGEZ rs, rt, offset	0	0 x	000100		0	0		1
BNE rs, rt, offset	0	0 x	000101		0	0		1
BGTZ rs, offset	0	0 x	000111		0	0		1
BLEZ rs, offset	0	0 x	000110		0	0		1
BLTZ rs, offset	0	0 x	000001		0	0		1
J target	0	0 - x	000010	0 x	0	0	0 x	0 x
JR rs add mux	0	0 - x	001000	0 x	0	0	0 x	0 x
JAL target	0	0 - x	000011	0 x	0	0	0 x	0 x

→ memory

→ arithmetic

→ control flow: branches & jumps

Jump Reg = 1

we're adding
a mux to do this

I-Type

R-Type

J-Type

	RegWrite	RegDst	ALUOp	ALUSrc	MemWrite	MemRead	MemToReg
Or rd,rs,rt	1	0	100101	0	0	0	1
Nor rd,rs,rt	1	0	100111	0	0	0	1
Xor rd,rs,rt	1	0	100110	0	0	0	1
Orl rt,rs,imm			001101	1			
Xorl rt,rs,imm			001110	1			
Sll rd,rt,sa	1		000000				
Sll rd,rt,sa	1		000010				
Slt rd,rs,rt	1		101010				
Slti rt,rs,imm			001010	1			

✓ shlw