# Semester Project

Architectural exploration of low-pass FIR filters using MATLAB HDL Coder

Student: Nikolaos Stylianou

AEM: 2917

Course: ECE 494 - Processor Design



June 27, 2023

### Contents

4.4

Introduction

#### 

30 Order filter . . . . . . . . . . . . . .

### 1 Introduction

a type of digital filter used in signal processing to attenuate or remove high-frequency components from a signal, allowing only low-frequency com-3 ponents to pass through. FIR filters are charac-3 terized by their impulse response, which is a finite 3 duration sequence of coefficients. The basic op-3 eration of a low-pass FIR filter involves convolving the input signal with the impulse response 3 of the filter. The filter coefficients determine the 4 filter's frequency response, and specifically in a 4 low-pass filter, they emphasize the passage of low-4 frequency signals and suppress higher frequencies The design of a low-pass FIR filter involves determining the appropriate filter order (length) and selecting the filter coefficients. The filter order determines the length of the filter's impulse response and affects the sharpness of the filter's frequency cutoff. Higher filter orders generally result in steeper roll-off characteristics but require more computational resources.

A low-pass FIR (Finite Impulse Response) filter is

For this project, I will be focused in exploring




Figure 1: FIR magnitude response

the architecture of an FIR filter with the following characteristics:

• Sampling frequency: 46 kHz

• Pass frequency: 8 kHz

• Stop frequency: 9.6 kHz

• Number of coefficients:

- Minimum coefficients possible

- 20 coefficients

- 30 coefficients

#### • Arithmetic:

- Single precision floating point
- Fixed point 24 bits
- Fixed point 16 bits
- Fixed point 8 bits

### • Optimizations:

- 1 stage multiplier pipelining
- 2 stage multiplier pipelining
- Multiplier-less using CSD
- Distributed Arithmetic

The implemented filter has a magnitude response as figure 1 shows.

### 2 Filter Creation

Before creating any HDL code, the filter has to be normally implemented in MATLAB. Using designfilt command, every parameter of the filter is filled with the help of GUI. We call this function 3 times, one for each different order of filter, thus creating 3 different FIR filters. Using




Figure 2: MATLAB's design assist tool for creating lowpass FIR filters

fvtool, all three filters can be compared and be checked for compliance.

For HDL Coder to work, all filters must be designed by fdesign.lowpass() and design() functions, thus all filters created above must be re-created. The first function creates the specification for each filter containing useful information such as passband/stopband frequency, sample rate, etc. In order to actually create the filter, design() function has to be called and it returns dsp.FIRFilter data type, meaning that the wanted filter is successfully created. Note that, we make use of two specific toolboxes provided by Mathworks, called DSP System Toolbox and DSP HDL Toolbox that provide those "easy" methods of creating filters alongside with optimizations like pipelining, CSD and others needed for this project.

After each filter is created, fdhdltool has to be called with filter specifications and numeric type needed as arguments. Every aspect of the generated filter can be tuned from there such configuring architectures, multiplier pipelining, test bench generator and more. This task has to be executed for each implemented filter.




Figure 3: MATLAB's tool for creating HDL filters.

# 3 Filter Synthesis

Once creating every filter with its own configuration, each HDL file has to be synthesized and/or implemented in order to compare each architecture. For this process, Xilinx Vivado seems to be the best option to use as other great EDA tools like Synopsys and Cadence suites weren't available. Since I'm using Vivado, I should as well target an FPGA that might have access such as the Zedboard. Zedboard isn't a very big FPGA in terms of memory size, but, hopefully, it might be able to implement some filters at the end.

# 3.1 Importing MATLAB HDL files

In Vivado, a new project is created for each filter architecture. Files are imported using the standard GUI procedure while also adding constraints for the target device mentioned above. MATLAB produces source HDL and test-bench for each filter created as well as some .do files that tell Xilinx's compiler what to do.

# 3.2 Synthesis in Vivado

After importing all necessary files into Vivado, we must assure the functionality of the exported circuit. First we set the target device, which as said before is the *Zedboard*, the target clock

 $(\approx 10 \text{ ns})$  and then simulation starts with the included simulator, vsim. Also, MATLAB streamlines this process by adding some specific tests inside testbenches, to lighten designer's workload. After functionality is ensured, synthesis takes place where utilization of LUTs ( $Look\ Up\ Tables$ ), flip-flops and of other critical components is measured. So, this will be the way of comparing all architectures.

In order to get more accurate results, constraints for the target chip must be set-up. Those include mostly timing constraints that help Vivado predict the circuit's power consumption and whether it passes/fails the timing checks.

Finally, each project gets implemented to check if the systems meets the timing criteria introduced in the step before. After implementation is achieved, we start to compare each result and from an opinion about each architecture presented.

# 4 Filter Comparison

### 4.1 Architectural differences

The main difference of each pack of filters is the architecture itself. Using a standard multiplier, the filter coefficients are multiplied with the input samples using multipliers. The output is obtained by summing the products of the coefficients and input samples. This architecture is straightforward and produces accurate results but can be resource-intensive in terms of hardware implementation.

The second implementation is by using factored CSD., This is a technique used to reduce the number of partial products required for multiplication by decomposing the coefficients into a sum of powers of two. This architecture employs a combination of shifters and adders to implement the multiplication operation. The output is obtained by accumulating the partial products. Factored CSD reduces hardware complexity and power consumption compared to the multiplier architecture, but it may introduce some additional round-off errors due to approximation.

The last architecture used in this project is

called Distributed Arithmetic (*DA*). Distributed arithmetic is another technique for efficient multiplication using look-up tables (LUTs). In this architecture, the filter coefficients are precomputed and stored in a LUT. The input samples are used as indices to retrieve the corresponding precomputed values from the LUT. These values are then summed to obtain the filter output. Distributed arithmetic offers advantages in terms of reduced hardware complexity and power consumption but can introduce quantization errors due to the finite precision of the LUT.

So, when comparing these architectures, we can expect the multiplier architecture to provide the most accurate results but at the cost of increased hardware complexity and power consumption. The factored CSD and distributed arithmetic architectures offer trade-offs by reducing hardware requirements and power consumption while introducing minor approximations that result in slight differences in the output.

#### 4.2 Minimum Order filter

Beginning with the minimum order one using floating point precision (32 bits), we can observe that the created circuit can barely fit inside the target FPGA. As we can see from the figure 4, DSP utilization is at 100% and drops almost linearly with the decrease of bits used in computation. Note that, DSP utilization is 0% when using 8 bits arithmetic because of the compiler being able to do every computation using LUTs and flip-flops.

The same pattern can be observed in the 2-stage multiplier architecture as the number of computations didn't decrease. Increasing pipeline stages from one to two, theoretically, increases operations per cycle but it didn't have the same impact on execution time. From the table 1, we can see that execution time of 1-stage pipeline is faster than 2-stage pipeline by  $20 \, ns$ . This decrease in execution time is due to several overheads from the second pipeline stage but the increase of those stages can increase efficiency by dropping operating frequency while doing the same amount of computations in the same time (because of the reduced slack).




Figure 4: DSP utilization for min. order filter for different bits

Architecture	Time
Multiplier 1-stage pipeline	35140 ns
Multiplier 2-stage pipeline	35160 ns

Table 1: Time for different multiplier pipeline stages using 32 bit floating point arithmetic.

Knowing the latency of each architecture, we can calculate the overall execution time for a specific sample set. MATLAB's sample set consists of 3499 samples. So, using the following formula, we can calculate each architecture's execution time.


 $Execution\ time =$ 

$$= \frac{Latency \ per \ sample \cdot Number \ of \ Samples}{Clock \ frequency} \tag{1}$$

By inserting numbers in the formula above, we get the diagram that is displayed in fig 5. Clearly, execution time follows the

#### 4.3 20 Order filter

#### 4.4 30 Order filter



(a) HDL latency for different architectures in samples.



(b) Execution time for different architectures in nanoseconds.

Figure 5: Latency and execution time for different architectures.

Note: This is for 32bit arithmetic, the same pattern is observed for the other arithmetics.