# **FINAL LAB REPORT**


NAME	INDEX NO
W.R.A.N.M.W.RATHNAYAKE	150532E

#### **LAB TASK**


- 1. design and develop a 6-bit arithmetic unit that can add and subtract integers
- 2. decode instructions and activate necessary components on the processor
- 3. design and develop k-way b-bit multiplexers
- 4. develop and use busses
- 5. verify their functionality via simulation and on the development board

## **SCHEMATIC DIAGRAMS**

1. REGISTER BANK




### 2. REGISTER 6 BITS




## 3. PROGRAM COUNTER


## 4. REGISTER 4 BITS




# 5. 4 BIT ADDER FOR COUNTER




# 6. LUT FOR SEVEN SEGMENT DISPLAY




# 7. 6 BITS ARITHMATIC UNIT




## 8. DECODER 3 TO 8




9. MUX 8 TO 1




## 10. MUX 2 WAY 4 BITS




### 11. MUX 8 WAT 3 BITS




#### 12. MUX 8 WAY 6 BITS



#### 13. MUX UNIT 8 WAY 6 BITS 2



## 14. SEQUENCE GENERATER




15. BINARY TO DECIMAL CONVERT UNIT 1 VERILOG MODULE


16. BIN TO DEC CONVERT

```
23
24
    module convert_1(in_A,out_B);
25
        input [3:0] in A;
        output [3:0] out_B;
26
27
        reg [3:0] out B;
28
29
    always @ (in A)
    case (in_A)
30
                                                                   CNVRT 1
    4'b0000: out_B <= 4'b0000;
                                        IN A1
                                                                                                OUT BO
    4'b0001 : out_B <= 4'b0001 ;
                                                                    A(3:0) out B(3:0)
32
    4'b0010 : out_B <= 4'b0010 ;
    4'b0011 : out B <= 4'b0011 ;
                                                                                  B(9)
                                                                                               OUT_B1
    4'b0100 : out_B <= 4'b0100 ;
    4'b0101 : out_B <= 4'b1000 ;
36
                                            IN A2
                                                                                               OUT_B2
37
    4'b0110 : out_B <= 4'b1001 ;
                                             IN A3
                                                                                               OUT_B3
    4'b0111 : out B <= 4'b1010 ;
38
    4'b1000 : out_B <= 4'b1011;
    4'b1001 : out B <= 4'b1100;
40
    default: out_B <= 4'b0000;
41
    endcase
42
   endmodule
43
```


17. BIN TO DEC CONVERTER FINAL [8 BITS]




# 18. TIME DELAY MAKER [FD\_DELAY] FOR SEVEN SEGMENTS




## 19. PROGRAM ROM 15 BITS




# 20. SEVEN SEGMENT DISPLAY ADAPTER




## 21. INSTRUCTION DECODER



## 22. SYS\_CLOCK SWITCHER




## 23. PROCESSOR FINAL




#### **TEST BENCH TIMMING DIAGRAMS**

1. DECODER 3 TO 8



## 2. ADDER 4 BITS



## 3. ARITHMATIC UNIT 6 BITS

Name	Value	0 ps	500 ps	1,000 ps	1,500 ps	2,000 ps	2,500 ps	3,000 ps	3,500 ps	4,0
add_sub	0							ĺ		
▶ 🎇 a[5:0]	010000					010000				$\pm$
▶ 🥞 s[5:0]	100000		10	0000		X		000000		$\pm$
▶ 🧲 b[5:0]	010000					010000				1
To z_out	0									
overflow	1									
L c_out	0					ì				
	- 1	1								Т


#### 4. BIN TO DEC CONVERTER

Name	Value	0 ns	2 ns	4ns	6 ns	8 ns	10 ns	14 ns	16 rt
▶ 🎇 in_a[3:0]	1000	1000	1111	1000	1111	X	1110		
▶ 🎇 in_b[3:0]	0000	( 0	obo	0001	0011	X	0000		$\Box$
▶ 🎇 out_a[3:0]	1000	1000	0101	0100	0011	X	0100		
<ul> <li>Moderate in a [3:0]</li> </ul>	0000	(0000	0001	0010	0110	*	0001		$\Box$


#### 5. MUX 8 TO 1

Name	Value	0 ns	2 ns	4ns	6 ns	8 ns	10 ns	12 ns	14 ns
▶ 🥷 r0[5:0]	000000					000000			
r1[5:0]	000010					000010			
▶ <b>₹</b> r2[5:0]	000100					000100			
▶ 🎇 r3[5:0]	000110					000110			
• 🎇 r4[5:0]	001000					001000			
r5[5:0]	001010					001010	8		
r6[5:0]	001100					001100			
r7[5:0]	001110		8			001110	N 8		
▶ <b>5</b> s[2:0]	000	000	001	010	011	_X		100	
▶ 🎇 q[5:0]	000000	000000	000010	000100	000110	_		001000	


#### 6. PROGRAM ROM




# 7. SEQUENCE GENARATER 1




#### 8. SEQUENCE GENARETER 2



#### 9. REGISTER BANK



#### 10.FINAL 6 BIT PROCESSOR



## **SIMMULATING ASSEMBLY CODES**


## 1. PROGRAM 1

0 - MOVI,R7,10	[0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0]
1 - MOVI,R2,4	[0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0]
2 - MOVI,R1,1	[0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1]
3 - SUB,R7,R1	[1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0]
4 - COMP,R7,R2,6	[1, 0, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 1, 0]
5 - JZR,R0,3	[0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1]
6 - END	[1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]

#### 2. PROGRAM 2

0 - MOVI,R4,10	[0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0]
1 - MOVI,R3,50	[0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1, 0, 0, 1, 0]
2 - MOVI,R6,5	[0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1]
3 - ADD,R4,R6	[0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0]
4 - COMP,R4,R3,6	[1, 0, 1, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1, 0]
5 - JZR,R0,3	[0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1]
6 - END	[1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]

## **CP-132 BOARD CONFIGURATION**



#### **PROCESSOR SPECIFICATIONS**

1. SUPPORT 8 INSTRUCTIONS AND 6 BIT REGISTERS

		INSTRUCTION[14:0]														
DECCODE NUN	1 INSTRUCTION	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	ADD	0	0	0	R(A)	R(A)	R(A)	R(B)	R(B)	R(B)	0	0	0	0	0	0
1	NEG	0	0	1	R(A)	R(A)	R(A)	0	0	0	0	0	0	0	0	0
2	MOVI	0	1	0	R(A)	R(A)	R(A)	0	0	0	D	D	D	D	D	D
3	JZR	0	1	1	R(A)	R(A)	R(A)	0	0	0	0	0	D	D	D	D
4	SUB	1	0	0	R(A)	R(A)	R(A)	R(B)	R(B)	R(B)	0	0	0	0	0	0
5	COMP	1	0	1	R(A)	R(A)	R(A)	R(B)	R(B)	R(B)	0	0	D	D	D	D
6	CLR	1	1	0	R(A)	R(A)	R(A)	0	0	0	0	0	0	0	0	0
7	END	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0

- 1. ADD: ADD REGISTER A AND REGISTER B, THEN ANSWER GOES TO REGISTER
- 2. NEG: NEGETION OF REGISTER A SAVE IN ITSELF
- 3. MOVI: MOVE INTEGER VALUE D UP TO 63, MOVES TO REGISTER A
- 4. JZR: JUMP TO GIVEN D VALUE'TH CODE LINE IF REGISTER A IS ZERO
- 5. SUB: SUBTRACT REGISTER A FROM REGISTER B ,THEN ANSWER GOES TO REC
- 6. COMP: JUMP TO GIVEN D VALUE'TH CODE LINE IF REGISTER A IS EQUAL TO RE
- 7. CLR: CLEAR REGISTER A
- 8. END : END PROGRAM ,THEN NOTHING CHANGES OCCUR IN SYSTEM WITH CLO
  PULSES
- 2. WORK TO INTEGER VALUES UP TO 63 WITH 6 BIT AU AND REGISTERS
- 3. DISPLAY EXACT REGISTER VALUE HEXA DECIMAL OR DECIMAL CORRECTLY
- 4. ABILITY TO CHECK ALL REGISTER VALUES ON SEVEN SEGMENT DISPLAY BY SWITHING S
- 5. CONVERT ANY ANSWER TO DECIMAL BY SW 4
- 6. ALL INSTRUCTIONS ARE RUN WITH EXACT ONE CLOCK PULSE
- 7. ABILITY TO EXECUTE 16 CODE LINES BY THE USAGE OF 4 BIT ADDER
- 8. ABILITY TO OBSERVE ZERO, CARRY OUT, OVERFLOW BY FLAGS LED[0,1,2]
- 9. SWITCH TO SYSTEM CLOCK ONCE AND EXECUTE THE CODE HIGH FAST PUSHING BTN 2 10.SWITCH TO AUTORUN PROCEDURE BY SW 5.

#### **CONCLUSIONS**

- 1. WE CAN DEVELOP A SIMPLE NANO PROCESSOR BY THE COMBINATION OF BASIC LOGIC FLOP, AND ROM S.
- 2. CLOCK OF THE SYSTEM CAN BE OVERWRITE TO A PUSH BUTTON SWITCH
- 3. THERE EXISTS CONSIDEREBLE DELAY OF LOGIC GATES IN COMBINATIONS THAT EFFECT CIRCUIT TIMMING
- 4. BY USING GATED CLOCK TO DIFFER THE TIMING OF VARIOUS ELEMENTS OF CIRCUIT, W
  MANAGE THE ELEMENTS DELAY
- 5. VERY HIGH FREAQUENCY OF SIMMULATING BOARD IS COULDN'T DERECTELY USE FOR A MULTIPLE SEVEN SEGMENTS AND MAIN EXCECUTION.
- 6. USAGE OF FLIP-FLOPS TO REDUSE SYSTEM CLOCK RATE IS THE METHOD OF SYSTEM CL
- 7. THE GATES, FLIP-FLOPS, ROM S, AND INPUT OUTPUT MARKERS OF SIMMULATING BOARI
- 8. SYSTEM PUSH BUTTONS CAN DEVELOP MORE THAN ONE CLOCK PULSE FOR AN ONE PU