



# CIRCUIT DIAGRAM



CMOS NAND GATE




CMOS NOR Gate

# Theory:



## NAND GATE :



Schematic diagram for a CMOS NAND gate:



Notice how transistors Q<sub>1</sub> and Q<sub>3</sub> resemble the series-connected complementary pair from the inverter circuit. Both are controlled by the same input signal (input A), the upper transistor turning off and the lower transistor turning on when the input is “high” (1), and vice versa. Notice also how transistors Q<sub>2</sub> and Q<sub>4</sub> are similarly controlled by the same input signal (input B), and how they will also exhibit the same on/off behavior for the same input logic levels. The upper transistors of both pairs (Q<sub>1</sub> and Q<sub>2</sub>) have their source and drain terminals paralleled, while the lower

transistors ( $Q_3$  and  $Q_4$ ) are series-connected. What this means is that the output will go “high” (1) if *either* top transistor saturates, and will go “low” (0) only if *both* lower transistors saturate. The following sequence of illustrations shows the behavior of this NAND gate for all four possibilities of input logic levels (00, 01, 10, and 11):






As with the TTL NAND gate, the CMOS NAND gate circuit may be used as the starting point for the creation of an AND gate. All that needs to be added is another stage of transistors to invert the output signal:

### **NOR GATE:**


A CMOS NOR gate circuit uses four MOSFETs just like the NAND gate, except that its transistors are differently arranged. Instead of two paralleled *sourcing* (upper) transistors connected to Vdd and two series-connected *sinking* (lower) transistors connected to ground, the NOR gate uses two series-connected sourcing transistors and two parallel-connected sinking transistors like this:

### CMOS NOR gate



As with the NAND gate, transistors Q<sub>1</sub> and Q<sub>3</sub> work as a complementary pair, as do transistors Q<sub>2</sub> and Q<sub>4</sub>. Each pair is controlled by a single input signal. If *either* input A *or* input B are “high” (1), at least one of the lower transistors (Q<sub>3</sub> or Q<sub>4</sub>) will be saturated, thus making the output “low” (0). Only in the event of *both* inputs being “low” (0) will both lower transistors be in cutoff mode and both upper transistors be saturated, the conditions necessary for the output to go “high” (1). This behavior, of course, defines the NOR logic function.

**Output:**



NAND And NOR Gate

-----XXXXXXXXXXXXXX-----