

Proposal for Final Project

三位元鎖存密碼核對器 (3-bit Latched Code Checker)

核心目標 Core Objectives

應用組合邏輯和基礎時序元件，設計一個可即時顯示輸入、並能通過按鈕鎖存輸入進行密碼核對的電子系統。

Design an electronic system using **combinational logic** and **basic sequential elements** that can display the input in real-time and latch the input via a button for password verification.

預期功能 Expected Functionality

1. 接受三位元二進制(Binary)的輸入，分別用三個顯示器顯示目前輸入值。
Accept a three-bit binary input and display the current input value using three separate display units.
2. 在按下送出按鈕後，更新 Flip-flop 的值。
Update the latched value (or the value held by the flip-flops) when the **Submit button** is pressed.
3. 透過客製化比較電路，核對輸入值與預設密碼是否相符。
Verify (or Check) if the input value matches the preset password using a **custom comparison circuit**.
4. 在 LED 上，輸出結果。
Output the result to the LED

理論背景與知識應用 Theoretical Background and Knowledge Application

- **組合邏輯電路 Combinational Logic**
設計核心的三位元比較器電路，展現邏輯閘的應用能力。
Application of Boolean algebra to design the core **3-bit comparator**, implemented in Sum-of-Products (SOP) form.
- **基礎時序邏輯 Basic Sequential Logic**
使用 D Latch 結合 Switch 按鈕的訊號，實現「記憶」輸入的功能。
Utilizing **D-Flip-Flops** to implement the **latch** function for capturing and holding the input state upon button trigger.
- **譯碼器與顯示 Decoder & Display**
運用 CD4511 晶片使輸入和最終結果得以顯示在區段顯示器上。
Use of the CD4511 chip (BCD-to-7-segment driver) for display inputs and output, incorporating custom logic to display the outcome (P/F).

設計與實作架構 Implementation Architecture

1. 輸入與鎖存模組 Input & Latch

- **功能 Function :**

接收三個開關輸入 $S_2S_1S_0$ ，並在「通知按鈕」的時脈 (Clock) 觸發下，將其捕捉至 D 觸發器的輸出 $L_2L_1L_0$ 。

Receive three switch inputs, $S_2S_1S_0$, and capture them to the D flip-flop outputs, $L_2L_1L_0$, triggered by the clock of the "Notification Button".

- **元件 Key Components :**

1 × 8-bit DIP Switch, 1 × Switch button and 1 × D-Flip-flop CD4013

2. 輸入顯示模組 Input Display

- **功能 Function :**

即時顯示輸入 $S_2S_1S_0$ 的 0 或 1 狀態。

Real-time display of the 0 or 1 state of the inputs $S_2S_1S_0$.

- **元件 Key Components :**

3 × CD4511、3 × 7-segment Display

3. 核心比較電路 Core Comparator

- **功能 Function :**

比較鎖存值 $L_2L_1L_0$ 是否與預設密碼相符。

Compare the latched value $L_2L_1L_0$ to see if it matches the preset password.

- **元件 Key Components :**

AND Gate IC CD4081

4. 結果顯示 Output Display

- **功能 Function :**

將比較結果 C 編碼，驅動最終結果顯示器。

Encode the comparison result C to drive the final result display.

- **輸出邏輯 Output Logic :**

LED lights up → Successful.

LED turns off → Fail.

- **元件 Key Components :**

1 × LED

整體示意圖 Overall Block Diagram

