171026

### TLC548C, TLC548I, TLC549C, TLC549I 8-BIT ANALOG-TO-DIGITAL CONVERTERS

D OR P PACKAGE

(TOP VIEW)

WITH SERIAL CONTROL SLAS067A - NOVEMBER 1983 - REVISED MARCH 1995

- Microprocessor Perlpherai or Stand-Aione Operation
- 8-Bit Resolution A/D Converter
- Differential Reference Input Voitages
   Conversion Time . . . 17 µs Max
- Total Access and Conversion Cycles Per
  - Second
    - -TLC548... up to 45,500
- − TLC549 . . . up to 40,000On-Chip Software-Controliable
- Sample-and-Hold
- Total Unadjusted Error . . . ±0.5 LSB Max
- 4-MHz Typicai internai System Ciock
- Wide Supply Range . . . 3 V to 6 V
- Low Power Consumption . . . 15 mW Max
- ideal for Cost-Effective, High-Performance Applications including Battery-Operated Portable instrumentation
- Pinout and Control Signals Compatible With the TLC540 and TLC545 8-Bit A/D Converters and with the TLC1540 10-Bit ND Converter
- CMOS Technology

### iescription

The TLC548 and TLC549 are CMOS analog-todigital converter integrated circuits built around an 8-b switched-capacitor successive-approximation ADC. They are designed for serial-interface with a micro processor or peripheral through a 3-state data output and analog input. The TLC548 and TLC549 use only the input/output clock (I/O CLOCK) input aiong with the chip select (CS) input for data controi. The maximur I/O CLOCK input frequency of the TLC548 is 2.048 MHz. and the I/O CLOCK input frequency of the TLC548.

is specified up to 1.1 MHz. Detailed information on interfacing to most popular microprocessors is readil

available from the factory.

Operation of the TLC548 and the TLC549 is very similar to that of the more complex TLC540 and TLC54 devices; however, the TLC548 and TLC549 provide an on-chip system clock that operates typically at 4 MH and requires no external components. The on-chip system clock allows internal device Operation to procee independently of serial input/output data timing and permits manipulation of the TLC548 and TLC549 as desire

for a wide range of Software and hardware requirements. The I/O CLOCK together with the internal system cloc allow high-speed data transfer and conversion rates of 45,500 conversions per second for the TLC548, ar 40,000 conversions per second for the TLC549.

# REF+ [ 1 8 ] V<sub>CC</sub> ANALOG IN [ 2 7 ] I/O CLOCK REF- [ 3 6 ] DATA OUT GND [ 4 5 ] CS

### AVAILABLE OPTIONS

AVAILABLE OF HONS								
	PACKAGE							
TA	SMALL OUTLINE (D)	PLASTIC DIP (P)						
0°C to 70°C	TLC548CD TLC549CD	TLC548CP TLC549CP						
-40°C to 85°C	TLC548ID TLC549ID	TLC548IP TLC549IP						

### TLC548C, TLC548I, TLC549C, TLC549I 8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL


SLAS067A-NOVEMBER 1983 - REVISED MARCH 1995

### description (Continued)

Additional TLC548 and TLC549 features include versatile control logic, an on-chip Sample-and-hold circuit the can operate automatically or under microprocessor control, and a high-speed converter with differential high-impedance reference voltage inputs that ease ratiometric conversion, scaling, and circuit isolation from logic and supply noises. Design of the totally switched-capacitor successive-approximation converter circuit allows conversion with a maximum total error of ±0.5 least significant bit (LSB) in less than 17 µs.

The TLC548C and TLC549C are characterized for Operation from  $0^{\circ}$ C to  $70^{\circ}$ C. The TLC548I and TLC549I are characterized for Operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

### functional block diagram



### typical equivalent inputs

INPUT CIRCUIT IMPEDANCE DURING SAMPLING MODE

1 kΩ TYP

ANALOG IN


- - C<sub>I</sub> = 60 pF TYP
(equivalent Input capacitance)

5 MΩ TYP

### TLC548C, TLC548I, TLC549C, TLC54988-BIT ANALOG-TO-DIGITAL CONVERTERS

WITH SERIAL CONTROL

SLAS067A - NOVEMBER 1983 - REVISED MARCH 199



NOTES: A. The conversion cycle which requires 36 internal system clock periods (17 µs maximum), is initiated with the eighth I/O clock pulk trailing edge after CS goes low for the channel whose address exists in memory at the time.

B. The most significant bi (A7) will automatically beplaced on the DATA OUT bus after  $\overline{CS}$  is brought low. The remaining seven bi (A6-A0) will be clocked out on the first seven I/O clock falling edges.B7-B0 will follow in the same manner.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply Voltage, VCC (see Note 1)			
Inputvoltagerangeatanyinput	-0.3 V		
Output voltage fange	-0.3 V t	to V <sub>CC</sub> +	- 0.
P±10input current range (any input)			
Pea0total input current range (all inputs)			
Operating free-air temperature range. TA (see Note 2): TLC548C, TLC549C		. 0°C t	o 7
TLC5481, TLC5491	*	-40°C to	s c
Storage temperature range, T <sub>stg</sub>	<b>-</b>	-65°C to	15
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	*		26

NOTES: 1. All voltage values are with respect to the network ground terminal with the REF- and GND terminals connected together, unler otherwise noted.

2. The D package is not recommended below -40°C.

Supply voltage, V<sub>CC</sub> (see Note 1)

### TLC548C, TLC548I, TLC549C, TLC549I 8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL

SLAS067A - NOVEMBER 1983 - REVISED MARCH 1995

### recommended operating conditions

			TLC54	8	TLC549			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, VCC		3	5	6	3	5	6	V
Positive reference voltage, V <sub>ref+</sub> (see Note 3)		2.5	Vcc	V <sub>CC</sub> +0.1	2.5	Vcc	V <sub>CC</sub> +0.1	V
Negative reference voltage, V <sub>ref</sub> (see Note 3	3)	-0.1	0	2.5	-0.1	0	2.5	V
Differential reference voltage, Vref+, Vref- (se	e Note 3)	1	Vcc	V <sub>CC</sub> +0.2	1	VCC	V <sub>CC</sub> +0.2	V
Analog input voltage (see Note 3)		0		Vcc	0		Vcc	V
High-level control input voltage, VIH (for VCC = 4.75 V to 5.5 V)		2						V
Low-level control input voltage, V <sub>IL</sub> (for V <sub>CC</sub> = 4.75 V to 5.5 V)				0.8			0.8	V
Input/output clock frequency, fclock(I/O) (for V	CC = 4.75 V to 5.5 V)	0		2.048	0		1.1	MHz
Input/output clock high, twH(I/O) (for VCC = 4	75 V to 5.5 V)	200			404			ns
Input/output clock low, $t_{WL(I/O)}$ (for $V_{CC} = 4.75 \text{ V}$ to 5.5 V)		200			404			ns
Input/output clock transition time, t <sub>t(I/O)</sub> (see Note 4) (for V <sub>CC</sub> = 4.75 V to 5.5 V)				100			100	ns
Duration of $\overline{CS}$ input high state during conversion, $t_{WH(CS)}$ (for $V_{CC} = 4.75 \text{ V to } 5.5 \text{ V}$ )		17			17			μs
Setup time, $\overline{CS}$ low before first I/O CLOCK, $t_{SU(CS)}$ (for $V_{CC}$ = 4.75 V to 5.5 V) (see Note 5)		1.4			1,4			μS
O	TLC548C, TLC549C	0		70	0		70	
Operating free-air temperature, TA	TLC548I, TLC549I	-40		85	-40		85	°C

- NOTES: 3. Analog input voltages greater than that applied to REF+ convert to all ones (11111111), while input voltages less than that applied to REF- convert to all zeros (00000000). Forproperoperation, the positive reference voltage V<sub>ref+</sub>, must be at least 1 V greater than the negative reference voltage V<sub>ref+</sub> in addition, unadjusted errors may increase as the differential reference voltage V<sub>ref+</sub> V<sub>ref+</sub> falls below 4.75 V.
  - 4. This is the time required for the input/output clock input signal to fall from V<sub>IH</sub> min to V<sub>IL</sub> max or to rise from V<sub>IH</sub> max to V<sub>IH</sub> min. In the vicinity of normal room temperature, the devices function with input clock transition time as slow as 2 μs for remote data acquisition applications in which the sensor and the ADC are placed several feet away from the controlling microprocessor.
  - 5. To minimize errors caused by noise at the CS input, the internal circuitry waits for two rising edges and one falling edge of internal system clock after CS↓ before responding to control input signals. This CS set-up time is given by the ten and t<sub>SU(CS)</sub> specifications.

### TLC548C, TLC548I, TLC549C, TLC549 8-BIT ANALOG-TO-DIGITAL CONVERTER WITH SERIAL CONTRO

SLAS067A - NOVEMBER 1963 - REVISED MARCH 199

TI C549

### electrical characteristics over recommended operating free-air temperature range, $V_{CC} = V_{ref+} = 4.75 \text{ V}$ to 5.5 V, $f_{clock(I/O)} = 2.048 \text{ MHz}$ for TLC548 or 1.1 MHz for TLC549 (unless otherwise noted)

PARAMETER			TEST C	MIN	TYPT	MAX	UNIT		
Vон	High-level output voltage		V <sub>CC</sub> = 4.75 V,	lOH = −360 μA	2.4			٧	
VOL	Low-level output voltage		VCC = 4.75 V,	IOL = 3.2 mA			0.4	V	
	Off-state (high-impedance state) output current		Vo = Vcc,	CS at V <sub>CC</sub>			10	H LLA	
OZ			V <sub>O</sub> = 0,	CS at V <sub>CC</sub>			-10		
ΊΗ	High-level input current. control i	nputs	VI = VCC		0.005	2.5	μА		
ال	Low-level input current, control is	nputs	V <sub>I</sub> = 0			-0.005	-2.5	μA	
l(on)	Analog channel on-state input current during sample cycle		Analog input at V	'cc		0.4	1	4	
			Analog input at 0		-0.4	-1	μA		
1cc	Operating supply current	CS at 0 V			1.8	2.5	mA		
ICC + Iref	Supply and reference current		V <sub>ref+</sub> = V <sub>CC</sub>			1.9	3	mÁ	
Ci	land annuitan	Analog inputs		, 777		7	55		
	Input capacitance Control inputs					5	15	рF	

### operating characteristics over recommended operating free-air temperature range, $V_{CC} = V_{ref} = 4.75 \text{ V to } 5.5 \text{ V}, f_{clock(I/O)} = 2.048 \text{ MHz for TLC548 or } 1.1 \text{ MHz for TLC549 (unless otherwise noted)}$

PARAMETER	TEST CONDITIONS	1LC548			1LC549			UNIT
TAILORIS I SU	TEST CONDITIONS	MIN	TYPT	MAX	MIN	TYPT	MAX	UNII
Linearity error	See Note 6			±0.5			±0.5	LSB
Zero-scaleerror	See Note 7			±0.5			±0.5	LSB
Full-scale error	See Note 7			±0.5			±0.5	LSB
Total unadjusted error	See Note 8			±0.5			±0.5	LSB
Conversion time	See Operating Sequence		8	17		12	17	μS
Total access and conversion time	See Operating Sequence		12	22		19	25	μS
Channel acquisition time (sample cycle)	See Operating Sequence			4			4	i/O clock cycles
Time output data remains valid after I/O CLOCK↓		10			10			ns
Delay time to data output valid	I/O CLOCK↓			2000			400	ns
Output enable time				1.4			1.4	μs
Output disable time	S			150			150	ns
Data bus rise time	1 1			300			300	ns
Data bus fall time				300			300	ns
	Zero-scaleerror Full-scale error Total unadjusted error Conversion time Total access and conversion time Channel acquisitiontime (sample cycle) Time output data remains valid after I/O CLOCK↓ Delay time to data output valid Output enable time Output disable time Data bus rise time	Zero-scaleerror       See Note 7         Full-scale error       See Note 7         Total unadjusted error       See Note 8         Conversion time       See Operating Sequence         Total access and conversion time       See Operating Sequence         Channel acquisition time (sample cycle)       See Operating Sequence         Time output data remains valid after I/O CLOCK↓       I/O CLOCK↓         Delay time to data output valid       I/O CLOCK↓         Output enable time       Output disable time         Data bus rise time       See Parameter Measurement Information	Linearity error       See Note 6         Zero-scaleerror       See Note 7         Full-scale error       See Note 7         Total unadjusted error       See Note 8         Conversion time       See Operating Sequence         Total access and conversion time       See Operating Sequence         Channel acquisition time (sample cycle)       See Operating Sequence         Time output data remains valid after I/O CLOCK↓       10         Delay time to data output valid       I/O CLOCK↓         Output enable time       Output disable time         Data bus rise time       See Parameter Measurement Information	Linearity error       See Note 6         Zero-scaleerror       See Note 7         Full-scale error       See Note 8         Total unadjusted error       See Note 8         Conversion time       See Operating Sequence         Total access and conversion time       See Operating Sequence         Channel acquisition time (sample cycle)       See Operating Sequence         Time output data remains valid after I/O CLOCK↓       10         Delay time to data output valid       I/O CLOCK↓         Output enable time       Output disable time         Data bus rise time       See Parameter Measurement Information	Linearity error         See Note 6         ±0.5           Zero-scaleerror         See Note 7         ±0.5           Full-scale error         See Note 8         ±0.5           Total unadjusted error         See Note 8         ±0.5           Conversion time         See Operating Sequence         8         17           Total access and conversion time         See Operating Sequence         12         22           Channel acquisition time (sample cycle)         See Operating Sequence         4           Time output data remains valid after I/O CLOCK↓         10         10           Delay time to data output valid         I/O CLOCK↓         2000           Output enable time         1.4         150           Output disable time         See Parameter Measurement Information         300	Linearity error         See Note 6         ±0.5           Zero-scaleerror         See Note 7         ±0.5           Full-scale error         See Note 7         ±0.5           Total unadjusted error         See Note 8         ±0.5           Conversion time         See Operating Sequence         8         17           Total access and conversion time         See Operating Sequence         12         22           Channel acquisition time (sample cycle)         See Operating Sequence         4           Time output data remains valid after I/O CLOCK↓         10         10           Delay time to data output valid         I/O CLOCK↓         2000           Output enable time         1.4         150           Output disable time         See Parameter Measurement Information         300	Linearity error         See Note 6         ±0.5           Zero-scaleerror         See Note 7         ±0.5           Full-scale error         See Note 7         ±0.5           Total unadjusted error         See Note 8         ±0.5           Conversion time         See Operating Sequence         8         17         12           Total access and conversion time         See Operating Sequence         12         22         19           Channel acquisition time (sample cycle)         See Operating Sequence         4         4           Time output data remains valid after I/O CLOCK↓         10         10           Delay time to data output valid         I/O CLOCK↓         2000           Output enable time         1.4         4           Output disable time         150         150           Data bus rise time         See Parameter Measurement Information         300	Linearity error         See Note 6         ±0.5         ±0.5           Zero-scaleerror         See Note 7         ±0.5         ±0.5           Full-scale error         See Note 7         ±0.5         ±0.5           Total unadjusted error         See Note 8         ±0.5         ±0.5           Conversion time         See Operating Sequence         8         17         12         17           Total access and conversion time         See Operating Sequence         12         22         19         25           Channel acquisition time (sample cycle)         See Operating Sequence         4         4         4           Time output data remains valid after I/O CLOCK↓         10         10         10           Delay time to data output valid         I/O CLOCK↓         2000         400           Output enable time         1.4         1.4         1.4           Output disable time         See Parameter Measurement Information         300         300

TI C548


† All typicals are at V<sub>CC</sub>= 5 V, TA =25°C.

NOTES: 6. Linearity error is the deviation from the best straight line through the A/D transfer characteristics.


- 7. Zero-scale error is the difference between 00000000 and the converted output for zero input voltage; full-scale error is the difference between 111111111 and the converted output for full-scale input voltage.
  - 8. Total unadjusted error is the sum of linearity, zero-scale, and full-scale errors.

SLAS067A - NOVEMBER 1983 - REVISED MARCH 1995

### PARAMETER MEASUREMENT INFORMATION







NOTES: A. CL = 50 pF for TLC548 and 100 pF for TLC549; CL includes jig capacitance.

- B. ten = tPZHOr tPZL, bis = tPHZ or tPLZ.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

SLAS067A - NOVEMBER 1983 - REVISED MARCH 19

#### APPLICATIONS INFORMATION

### simplified analog input analysis

Using the equivalent circuit in Figure 1, the time required to charge the analog input capacitance from 0 to VS with 1/2 LSB can be derived as follows:

The capacitance charging voltage is given by

$$V_C = V_S \left(1 - e^{-t} c^{/R_t C_i}\right)$$

where

$$R_t = R_s + r_i$$

The final voltage to 1/2 LSB is given by

$$V_C(1/2 LSB) = VS - (V_S/512)$$

Equating equation 1 to equation 2 and solving for time to gives

$$V_S - (V_S/512) = VS (I-e^{-t_C/R_tC_i})$$


and

$$t_{c}(1/2 LSB) = Rt \times C_{i} \times ln(512)$$

Therefore, with the values given the time for the analog input signal to settle is

$$t_c(1/2 LSB) = (R_1 + 1 k\Omega) \times 60 pF \times \ln(512)$$

This time must be less than the converter sample time shown in the timing diagrams.



V<sub>I</sub>= Input Voltage at ANALOG IN VS = External Driving Source Voltage R<sub>g</sub> · Source Resistance r<sub>i</sub> = Input Resistance C<sub>I</sub>= Input Capacitance

† Driving source requirements:

- Noise and distortion for the source must be equivalent to the resolution of the converter.
- R<sub>s</sub> must be real at the input frequency.

Figure 1. Equivalent Input Circuit Including the Driving Source

### TLC548C, TLC548I, TLC549C, TLC549I 8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL

SLAS067A - NOVEMBER 1963 - REVISED MARCH 1995

#### PRINCIPLES OF OPERATION

The TLC548 and TLC549 are each complete data acquisition systems on a single chip. Each contains an intern system clock, sample and hold, 8-bit A/D converter, data register, and control logic circuitry. For flexibility and accesspeed, there are two control inputs: I/O CLOCK and chip select (CS). These control inputs and a TTL-compatib 3-state output facilitate serial communications with a microprocessor or minicomputer. A conversion can t completed in 17 µs or less, while complete input-conversion-output cycles can be repeated in 22 µs for the TLC54 and in 25 µs for the TLC549.

The internal system clock and I/O CLOCK are used independently and do not require any special speed or phas relationships between them. This independence simplifies the hardware and Software control tasks for the device Due to this independence and the internal generation of the system clock, the control hardware and Software nee only be concerned with reading the previous conversion result and starting the conversion by using the I/O clock. This manner, the internal system clock drives the "conversion crunching" circuitry so that the control hardware an software need not be concerned with this task.

When  $\overline{CS}$  is high, DATA OUT is in a high-impedance condition and I/O CLOCK is disabled. This  $\overline{CS}$  control functio allows I/O GLOCK to share the same control logic point with its counterpart terminal when additional TLC548 an TLC549 devices are used. This also serves to minimize the required control logic terminals when using multipl TLC548 and TLC549 devices.

The control sequence has been designed to minimize the time and effort required to initiate conversion and obtain the conversion result. A normal control sequence is:

- 1. CS is brought low. To minimize errors caused by noise at CS, the internal circuitry waits for two rising edge and then a falling edge of the internal system clock after a CS↓ before the transition is recognized. Howeve upon a CS rising edge, DATA OUT will go to a high-impedance state within the t<sub>dis</sub> specification even thoug the rest of the integrated circuitry will not recognize the transition until the t<sub>su(CS)</sub> specification has elapsed. This technique is used to protect the device against noise when used in a noisy environment. The most significant bit (MSB) of the previous conversion result will initially appear on DATA OUT when CS goes low.
- 2. The falling edges of the first four I/O CLOCK cycles shift out the second, third, fourth, and fifth most significar bits of the previous conversion result. The on-chip sample and hold begins sampling the analog input after th fourth high-to-low transition of I/O CLOCK. The sampling Operation basically involves the charging of intern; capacitors to the level of the analog input voltage.
- 3. Three more I/O CLOCK cycles are then applied to the I/O CLOCK terminal and the sixth, seventh, and eight conversion bits are shifted out on the falling edges of these clock cycles.
- 4. The final, (the eighth), clock cycle is applied to I/O CLOCK. The on-chip sample and hold begins the holf function upon the high-to-low transition of this clock cycle. The hold function will continue for the next fou internal system clock cycles, after which the holding function terminates and the conversion is performeduring the next 32 system clock cycles, giving a total of 36 cycles. After the eighth I/O CLOCK cycle, spring of the hold and conversion low for at least 36 internal system clock cycles to allow for the completion of the hold and conversion functions. cs can be kept low during periods of multiple conversion. When keeping so low during periods of multiple conversion, special care must be exercised to prevent noise glitches on the I/O CLOCK line. If glitches occur on I/O CLOCK, the I/O sequence between the microprocessor/controller and the device will lose synchronization. If cs is taken high, it must remain high until the end of conversion Otherwise, a valid high-to-low transition of cs will cause a reset condition, which will abort the conversion in progress.

A new conversion may be started and the ongoing conversion simultaneously aborted by performing steps 1 through 4 before the 36 internal system clock cycles occur. Such action will yield the conversion result of the previous conversion and not the ongoing conversion.

## TLC548C, TLC548I, TLC549C, TLC549 8-BIT ANALOG-TO-DIGITAL CONVERTER WITH SERIAL CONTRO

SLAS067A - NOVEMBER 1983 - REVISED MARCH 199

#### PRINCIPLES OF OPERATION

For certain applications, such as strobing applications, it is necessary to start conversion at a specific point in timt This device will accommodate these applications. Although the on-chip sample and hold begins sampling upon th high-to-low transition of the fourth I/O CLOCK cycle, the hold function does not begin until the high-to-low transitio of the eighth I/O CLOCK cycle, which should occur at the moment when the analog signal must be converted. Th TLC548 and TLC549 will continue sampling the analog input until the high-to-low transition of the 8th I/O CLOC pulse. The control circuitry or Software will then immediately lower I/O CLOCK and start the holding function to hol the analog signal at the desired point in time and start conversion.

Detailed information on interfacing to the most popular microprocessor is readily available from Texas Instrument: