



EEL 3744

Today's Menu




- Program File Structure
- Data Structures
- Program Structures
 - > Sequence, Selection, Repetition
- Transition from a “main” program to a “subroutine”
- Subroutine VADD



See examples on web:

`Stack1.asm,`
`VectAdd.asm,`
`doc8331, doc0856`



EEL 3744



Data Structures

- Bit Fields
- Floating Point
- Sequential List
- Matrix
- Linked List
- Stack
- Queue




EEL 3744

Data Structures: Bit Fields & Floating Point



University of Florida, EEL 3744 – File 08
© Drs. Schwartz & Arroyo


3



EEL 3744

Data Structures: Sequential List

- A **sequential list** of data is a collection of data mapped into successive locations in storage, starting at some initial location called the base address. The order of the elements may or may not have a particular significance.




University of Florida, EEL 3744 – File 08
© Drs. Schwartz & Arroyo

4



EEL 3744


Data Structures: Matrix



A is an m row by n column matrix

 a_{ij} = element in row i column jLocation of $a_{ij} = A + (i-1)*n + (j-1)$ University of Florida, EEL 3744 – File 08
© Drs. Schwartz & Arroyo



5



EEL 3744

Data Structures: Linked List

* Before Insertion

University of Florida, EEL 3744 – File 08
© Drs. Schwartz & Arroyo


6



EEL 3744


Data Structures: Linked List

* After Insertion

University of Florida, EEL 3744 – File 08
© Drs. Schwartz & Arroyo

Location	Memory	
26	39	Pointer to DEGREE
27		
28	JOHN	NAME: ASCII
29		
30		
31	0	NULL: 0 (End of List)
32	1000	SALARY: BCD
33		
34	31	Pointer to SALARY
35		
36	PROF	TITLE: ASCII
37		
38		
39	34	Pointer to TITLE
40		
41	PHD	DEGREE: ASCII
42		

7

EEL 3744 Data Structures: Stack
(XMEGA Format
[Identical to 68HC11])

* Before pushing a 5th item


	Location	Memory	SP
	2FFB	XXX	← 2FFB
TOP	2FFC	ITEM 4	
	2FFD	ITEM 3	
	2FFE	ITEM 2	
BASE	2FFF	ITEM 1	

* After pushing a 5th item

	Location	Memory	SP
	2FFA	XXX	← 2FFA
TOP	2FFB	ITEM 5	
	2FFC	ITEM 4	
	2FFD	ITEM 3	
	2FFE	ITEM 2	
BASE	2FFF	ITEM 1	



University of Florida, EEL 3744 – File 08
© Drs. Schwartz & Arroyo

8




EEL 3744

Data Structures: Stack (6812 Format)



* **Before** pushing a 5th item* **After** pushing a 5th itemUniversity of Florida, EEL 3744 – File 08
© Drs. Schwartz & Arroyo

9



EEL 3744

Data Structures: Stack (F2833x DSC Format)

* **Before** pushing a 5th item* **After** pushing a 5th itemUniversity of Florida, EEL 3744 – File 08
© Drs. Schwartz & Arroyo

10




EEL 3744

doc0856

Stack PUSH/POP XMEGA

- Data is pushed and popped from the stack using PUSH (decreases SP) and POP (increases SP)

Instruction	Operands	Description	Operation	#Clocks
PUSH	Rr	Push Register on Stack	STACK \leftarrow Rr	2
POP	Rd	Pop Register from Stack	Rd \leftarrow STACK	2



EEL 3744

doc8331
Section 3.8

Stack on the XMEGA

- Stack Pointer (SP) is two 8-bit registers to form a 16-bit register
 - > SPL is at 0x0D and SPH is at 0x0E
- SP is automatically loaded after reset; initial (default) value is the highest address of the internal SRAM (0x3FFF for our chip)
- If SP is changed, must be set above address 0x2000 (the lowest address in internal SRAM) and defined **before** any subroutine calls are executed or **before** interrupts are enabled
- To prevent corruption, a write to SPL will disable interrupts for up to 4 instructions or until the next I/O memory write
- Stack grows from a higher memory to a lower memory
 - > Pushing data on the stack decreases SP
 - SP points to next empty memory location for data to be store with **push**
 - > Popping data from the stack increases SP
 - SP is incremented before data is extracted with **pop**
 - > Stack data is at addresses higher than the stack pointer



EEL 3744

Stack Initialization on XMEGA

- The stack pointer has only 16 bits and can only address the low 64k of data space (0 - 0xFFFF)
 - > After reset, SP points to address 0x3FFF, but do **NOT** assume this, i.e., **always initialize the stack!**


Example:

```
.EQU  STACK_ADDR = 0x3FFF
```

```
ldi  R16, low(STACK_ADDR)
out  CPU_SPL, R16          ;initialize low byte of stack pointer
ldi  R16, high(STACK_ADDR)
out  CPU_SPH, R16          ;initialize high byte of stack pointer
```

University of Florida, EEL 3744 – File 08
© Drs. Schwartz & Arroyo

13



EEL 3744

Program Structures and Structured Programming

- Do **not** use tricks to shorten code.
 - > Tricks will “*byte*” you later!
- Program Structures
 - > Sequence
 - > Selection (IF-THEN-ELSE)
 - > Repetition (FOR, WHILE, REPEAT-UNTIL)
 - > Main-Subroutine

University of Florida, EEL 3744 – File 08
© Drs. Schwartz & Arroyo


14



EEL 3744

Sequence

Sequence




```

*
*
ldi R16, 0xF ;Instruction 1
sts PORTQ_DIR, R16 ;Instruction 2
*
*
*
add XL, YL ;Instruction N
*
*
  
```

University of Florida, EEL 3744 – File 08
© Drs. Schwartz & Arroyo

15



EEL 3744


doc0856

XMEGA Branch Instruction

- The syntax for a branch instruction is as follows:
BRxxx Label
 - >Label is assemble as a 7-bit signed constant
 - Values between 63 and -64
- PC calculations
 - >If (COND = true) $PC = PC + 1 + \text{signed 7-bit offset}$
 - >If (COND = false) $PC = PC + 1$
 - >Note: If (COND = true) then instruction takes 2 cycles.
 - >If (COND = false) then instruction takes 1 cycles.
- Note that there are signed and unsigned branch instructions (see page 10 in doc0856)

University of Florida, EEL 3744 – File 08
© Drs. Schwartz & Arroyo

16



EEL


XMEGA Branch

Signed

doc8331
Section 35doc0856
Page 12
(see also pg 10)University of Florida, EEL 3744 – File 08
© Drs. Schwartz & Arroyo

BRBS	Branch if Status Flag Set	if (SREG(s) = 1) then PC ← PC + k + 1
BRBC	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC ← PC + k + 1
BREQ	Branch if Equal	if (Z = 1) then PC ← PC + k + 1
BRNE	Branch if Not Equal	if (Z = 0) then PC ← PC + k + 1
BRCS	Branch if Carry Set	if (C = 1) then PC ← PC + k + 1
BRCC	Branch if Carry Cleared	if (C = 0) then PC ← PC + k + 1
BRSH	Branch if Same or Higher	if (C = 0) then PC ← PC + k + 1
BRLO	Branch if Lower	if (C = 1) then PC ← PC + k + 1
BRMI	Branch if Minus	if (N = 1) then PC ← PC + k + 1
BRPL	Branch if Plus	if (N = 0) then PC ← PC + k + 1
BRGE	Branch if Greater or Equal, Signed	if (N ⊕ V = 0) then PC ← PC + k + 1
BRLT	Branch if Less Than, Signed	if (N ⊕ V = 1) then PC ← PC + k + 1
BRHS	Branch if Half Carry Flag Set	if (H = 1) then PC ← PC + k + 1
BRHC	Branch if Half Carry Flag Cleared	if (H = 0) then PC ← PC + k + 1
BRTS	Branch if T Flag Set	if (T = 1) then PC ← PC + k + 1
BRTC	Branch if T Flag Cleared	if (T = 0) then PC ← PC + k + 1
BRVS	Branch if Overflow Flag is Set	if (V = 1) then PC ← PC + k + 1
BRVC	Branch if Overflow Flag is Cleared	if (V = 0) then PC ← PC + k + 1
BRIE	Branch if Interrupt Enabled	if (I = 1) then PC ← PC + k + 1
BRID	Branch if Interrupt Disabled	if (I = 0) then PC ← PC + k + 1

17



EEL 3744

XMEGA Branch


doc0856
Page 10

Test	Boolean	Mnemonic	Complementary	Boolean	Mnemonic	Comment
$Rd > Rr$	$Z \cdot (N \oplus V) = 0$	BRLT ⁽¹⁾	$Rd \leq Rr$	$Z + (N \oplus V) = 1$	BRGE*	Signed
$Rd \geq Rr$	$(N \oplus V) = 0$	BRGE	$Rd < Rr$	$(N \oplus V) = 1$	BRLT	Signed
$Rd = Rr$	$Z = 1$	BREQ	$Rd \neq Rr$	$Z = 0$	BRNE	Signed
$Rd \leq Rr$	$Z + (N \oplus V) = 1$	BRGE ⁽¹⁾	$Rd > Rr$	$Z \cdot (N \oplus V) = 0$	BRLT*	Signed
$Rd < Rr$	$(N \oplus V) = 1$	BRLT	$Rd \geq Rr$	$(N \oplus V) = 0$	BRGE	Signed
$Rd > Rr$	$C + Z = 0$	BRLO ⁽¹⁾	$Rd \leq Rr$	$C + Z = 1$	BRSH*	Unsigned
$Rd \square Rr$	$C = 0$	BRSH/BRCC	$Rd < Rr$	$C = 1$	BRLO/BRCS	Unsigned
$Rd = Rr$	$Z = 1$	BREQ	$Rd \neq Rr$	$Z = 0$	BRNE	Unsigned
$Rd \leq Rr$	$C + Z = 1$	BRSH ⁽¹⁾	$Rd > Rr$	$C + Z = 0$	BRLO*	Unsigned
$Rd < Rr$	$C = 1$	BRLO/BRCS	$Rd \geq Rr$	$C = 0$	BRSH/BRCC	Unsigned
Carry	$C = 1$	BRCS	No carry	$C = 0$	BRCC	Simple
Negative	$N = 1$	BRMI	Positive	$N = 0$	BRPL	Simple
Overflow	$V = 1$	BRVS	No overflow	$V = 0$	BRVC	Simple
Zero	$Z = 1$	BREQ	Not zero	$Z = 0$	BRNE	Simple

Note: 1. Interchange Rd and Rr in the operation before the test, i.e., CP Rd,Rr → CP Rr,Rd


University of Florida, EEL 3744 – File 08
© Drs. Schwartz & Arroyo

18




EEL 3744

IF-THEN-ELSE Selection


University of Florida, EEL 3744 – File 08
© Drs. Schwartz & Arroyo

19




EEL 3744

FOR Repetition


University of Florida, EEL 3744 – File 08
© Drs. Schwartz & Arroyo

20



EEL 3744

WHILE Repetition



```

*
ldi  R16, N1
LX: cp  R16, R17    ; Condition is N1-AR17=0
                    ; The block of instructions of
                    ; BODY are executed
                    ; repeatedly, WHILE the
                    ; condition (C) is satisfied
                    ; N1-R17=0 must be eventually
                    ; satisfied


brne LY

{BODY}

rjmp LX
LY: {Inst. N}
*
*
  
```

University of Florida, EEL 3744 – File 08
© Drs. Schwartz & Arroyo


21



EEL 3744

REPEAT-UNTIL Repetition

REPEAT-UNTIL



```

LX:  *                ;The block of instructions of
    {BODY}            ; BODY are executed repeatedly
    *                ; UNTIL the condition(C) is
    *                ; satisfied.
                    ; Condition is R16-R17=0

cp   R16,R17
breq LY
rjmp LX
LY: {Inst. N}
    *
    *
  
```

University of Florida, EEL 3744 – File 08
© Drs. Schwartz & Arroyo

22




EEL 3744

doc8331
Section 3.8

Stack on the XMEGA

- During subroutine calls and interrupts, the return address is **automatically** pushed on the stack
 - > The return address (for our chip) is **3** bytes [you should try it and verify], and hence the stack pointer is decremented/incremented by **three**
 - > The return address is popped off the stack when returning from each of the following:
 - Return from subroutines with the **RET** instruction
 - Return from interrupts with the **RETI** instruction




EEL 3744

RCALL/CALL, RET/RETI, and Stack on XMEGA

- Use **CALL** (or **RCALL**) instruction to call subroutine
- Use **RET** instruction to return from subroutine calls
- Use **RETI** instruction to return from interrupts

doc0856


Instruction	Operands	Description	Operation	# Clocks
RCALL	k	Relative Call Subroutine	$PC \leftarrow PC + k + 1$	3/4
CALL	k	Call Subroutine	$PC \leftarrow k$	4/5
RET	None	Subroutine Return	$PC \leftarrow STACK$	4/5
RETI	None	Interrupt Return	$PC \leftarrow STACK$	4/5




EEL 3744

Main-Subroutine

❖ A program which calls two subroutines; think about the stack




25



EEL 3744

Main-Subroutine (Nesting)

❖ Two levels of nested subroutine calls; think about the stack



26




EEL 3744 CALL and RCALL on XMEGA

- With the XMEGA, both RCALL and CALL store **3-bytes** (not 2-bytes) onto the stack
- The most significant byte for our processor is **ALWAYS** 0x00 because we are limited to 128k (shift right 1-bit → 64k)
- The RET works as it should, i.e., a 3-byte address is used for the return
- RCALL take 2-bytes (1 word) of program memory
 - > Can go -2048 to 2047 addresses from the next address
- CALL takes 4-bytes (2 words) of program memory
 - > Can go anywhere in the addressable space (even for larger XMEGAs)

University of Florida, EEL 3744 – File 08
© Drs. Schwartz & Arroyo

27



EEL 3744 Subroutine Control Instructions for 68HC11

- BSR (Branch to Subroutine)
 - > General format: BSR offset
 - > Addressing Mode: PC Relative ($-128 \leq \text{offset} \leq 127$)
 - > Description: $(PC) \leftarrow (PC) + 2$; $((SP)) \leftarrow (PC_L)$; $(SP) \leftarrow (SP) - 1$;
 $((SP)) \leftarrow (PC_H)$; $(SP) \leftarrow (SP) - 1$; $PC \leftarrow PC + \text{offset}$
- JSR (Jump to Subroutine)
 - > General format: JSR address (or label)
 - > Addressing Mode: Direct, Extended, Indexed X, Indexed Y
 - > Description: $(PC) \leftarrow (PC) + 2/3$; $((SP)) \leftarrow (PC_L)$; $(SP) \leftarrow (SP) - 1$;
 $((SP)) \leftarrow (PC_H)$; $(SP) \leftarrow (SP) - 1$; $PC \leftarrow \text{addr}$
- RTS (Return from Subroutine)
 - > General format: RTS
 - > Addressing Mode: Inherent
 - > Description: $(SP) \leftarrow (SP) + 1$; $(PC_H) \leftarrow ((SP))$; $(SP) \leftarrow (SP) + 1$;
 $(PC_L) \leftarrow ((SP))$

2: for Direct or Indexed X
3: for Extended or Indexed Y

University of Florida, EEL 3744 – File 08
© Drs. Schwartz & Arroyo

28

```

...
JSR SUBRA
ABA
RTS
...
SUBRA PSHA
      CLRA
...
      PULA
      RTS

```

68HC11 Subroutine Control Instructions Example

0083	BD	JSR
0084	01	SUBRA _H
0085	00	SUBRA _L
0086	1B	ABA
0087	39	RTS
SUBRA		
0100	36	PSHA
0101	4F	CLRA
0137	32	PULA
0138	39	RTS
01FC	XX	
01FD	XX	
01FE	XX	
01FF	XX	

Initial Values

A	\$AA	\$BB
D	\$AABB	
X	\$1007	
Y	\$B6FF	
SP	\$01FF	
PC	\$0083	

B	01FB	XX
	01FC	XX
	01FD	XX
	01FE	XX
	01FF	XX

After JSR SUBRA

A	\$AA	\$BB
D	\$AABB	
X	\$1007	
Y	\$B6FF	
SP	\$01FD	
PC	\$0100	

B	01FB	XX
	01FC	XX
	01FD	XX
	01FE	00
	01FF	86

University of Florida, EEL 3744 – File 08
© Drs. Schwartz & Arroyo

29

```

...
JSR SUBRA
ABA
RTS
...
SUBRA PSHA
      CLRA
...
      PULA
      RTS

```

68HC11 Subroutine Control Instructions Example (continued)

After PSHA

A	\$AA	\$BB
D	\$AABB	
X	\$1007	
Y	\$B6FF	
SP	\$01FC	
PC	\$0101	

B	01FB	XX
	01FC	XX
	01FD	AA
	01FE	00
	01FF	86

After PULA

A	\$AA	XX
D	\$AAXX	
X	XXXX	
Y	XXXX	
SP	\$01FD	
PC	\$0138	

B	01FB	XX
	01FC	XX
	01FD	AA
	01FE	00
	01FF	86

Before PULA

A	XX	XX
D	XXXX	
X	XXXX	
Y	XXXX	
SP	\$01FC	
PC	\$0137	

B	01FB	XX
	01FC	XX
	01FD	AA
	01FE	00
	01FF	86

After RTS

A	\$AA	XX
D	\$AAXX	
X	XXXX	
Y	XXXX	
SP	\$01FF	
PC	\$0086	

B	01FB	XX
	01FC	XX
	01FD	AA
	01FE	00
	01FF	86

University of Florida, EEL 3744 – File 08
© Drs. Schwartz & Arroyo

30



EEL 3744


Subroutine Control Instructions for 68HC12

- **BSR (Branch to Subroutine)**
 - > General format: BSR offset
 - > Addressing Mode: PC Relative ($-128 \leq \text{offset} \leq 127$)
 - > Description: $(PC) \leftarrow (PC) + 2$; $(SP) \leftarrow (SP) - 1$; $((SP)) \leftarrow (PC_L)$;
 $(SP) \leftarrow (SP) - 1$; $((SP)) \leftarrow (PC_H)$; $PC \leftarrow PC + \text{offset}$
- **JSR (Jump to Subroutine) [do NOT use CALL for our 68HC12]**
 - > General format: JSR address (or label)
 - > Addressing Mode: Direct, Extended, Indexed X, Indexed Y
 - > Description: $(PC) \leftarrow (PC) + 2$; $(SP) \leftarrow (SP) - 1$; $((SP)) \leftarrow (PC_L)$;
 $(SP) \leftarrow (SP) - 1$; $((SP)) \leftarrow (PC_H)$; $PC \leftarrow \text{addr}$
- **RTS (Return from Subroutine) [do NOT use RTC for our 68HC12]**
 - > General format: RTS
 - > Addressing Mode: Inherent
 - > Description: $(PC_H) \leftarrow ((SP))$; $(SP) \leftarrow (SP) + 1$; $(PC_L) \leftarrow ((SP))$;
 $(SP) \leftarrow (SP) + 1$;


2: for Direct or Indexed X
3: for Extended or Indexed Y
2-4: for others

University of Florida, EEL 3744 – File 08
© Drs. Schwartz & Arroyo

31



68HC12 Subroutine Control Instructions Example



University of Florida, EEL 3744 – File 08
© Drs. Schwartz & Arroyo

Initial Values

A	\$AA	\$BB
D	\$AABB	
X	\$1007	
Y	\$B6FF	
SP	\$0900	
PC	\$0D83	

B	08FB	XX
	08FC	XX
	08FD	XX
	08FE	XX
	08FF	XX
	0900	

After JSR SUBRA

A	\$AA	\$BB
D	\$AABB	
X	\$1007	
Y	\$B6FF	
SP	\$08FE	
PC	\$0E00	

B	08FB	XX
	08FC	XX
	08FD	XX
	08FE	0D
	08FF	86
	0900	


32


```


... JSR SUBRA
ABA RTS
...
SUBRA PSHA
CLRA
...
PULA RTS

```

68HC12 Subroutine Control Instructions Example (continued)



33



EEL 3744


Subroutine Control Instructions for XMEGA

- **rcall** (Relative Call to Subroutine)
 - > General format: **rcall** LABEL (or address) [assembler calculates **offset**]
 - > Addressing Mode: PC Relative ($-2048 \leq \text{offset} \leq 2047$)
 - > Description: $(PC) \leftarrow (PC) + 1$; $((SP)) \leftarrow ((SP)) - 1$; $((SP)) \leftarrow (PC_M)$; $(SP) \leftarrow (SP) - 1$; $((SP)) \leftarrow (PC_H)$; $(SP) \leftarrow (SP) - 1$; $PC \leftarrow PC + \text{offset}$
- **call** (Call Subroutine)
 - > General format: **call** LABEL (or address)
 - > Addressing Mode: Extended
 - > Description: $(PC) \leftarrow (PC) + 2$; $((SP)) \leftarrow ((SP)) - 1$; $((SP)) \leftarrow (PC_M)$; $(SP) \leftarrow (SP) - 1$; $((SP)) \leftarrow (PC_H)$; $(SP) \leftarrow (SP) - 1$; $PC \leftarrow \text{addr}$
- **ret** (Return from Subroutine)
 - > General format: **ret**
 - > Addressing Mode: Inherent
 - > Description: $(SP) \leftarrow (SP) + 1$; $(PC_H) \leftarrow ((SP))$; $(SP) \leftarrow (SP) + 1$; $(PC_M) \leftarrow ((SP))$; $(SP) \leftarrow (SP) + 1$; $(PC_L) \leftarrow ((SP))$

PC is 22-bits
 $PC = PC_H | PC_M | PC_L$


University of Florida, EEL 3744 – File 08
 © Drs. Schwartz & Arroyo

34



EEL 3744 XMEGA Stack Example with Subroutine

- See example on website: **Stack1.asm**
 - > View code and **simulate**
 - Watch stack, stack pointer (SP)




EEL 3744

Example (Add two Matrices)

```

Dimension A(2,3),B(2,3),C(2,3)
Data A/1,2,3,4,5,6/,
      B/48,32,16,112,96,80/
Call MADD(A,B,C,2,3)
END
Subroutine MADD(A,B,C,m,n)
Dimension A(m,n), B(m,n),
          C(m,n)
DO 10 i=1,m
DO 10 j=1,n
C(i,j) = A(i,j) + B(i,j)
10 Continue
End

```

**EEL 3744**

Example (Add two Vectors)


```

Dimension A(6),B(6),C(6)
Data A/1,2,3,4,5,6/,
      B/48,32,16,112,96,80/
Call VADD(A,B,C,6)
END
Subroutine VADD(A,B,C,na)
Dimension A(na), B(na), C(1)
DO 10 k=1,na
C(k) = A(k) + B(k)
10 Continue
End

```

University of Florida, EEL 3744 – File 08
© Drs. Schwartz & Arroyo

37

**EEL 3744**

Example (Add two Vectors)


```

void Add_Vectors(int a[3], int b[3], int result[3]);
void main(void)
{
    int A[3] = {1, 3, -4};
    int B[3] = {0, 2, 6};
    int C[3];
    Add_Vectors(A, B, C);
}
void Add_Vectors(int a[3], int b[3], int result[3])
{
    int i;
    for(i=0; i<3; i++)
    {
        result[i] = a[i] + b[i];
    }
}

```

University of Florida, EEL 3744 – File 08
© Drs. Schwartz & Arroyo

38



EEL 3744



VectorAdd.asm

ASM Example: Description (for XMEGA)


```
*****
* Calls a subroutine, VADD, that adds two
* contiguous N-element vectors to form the
* resulting vector, VC = VA + VB. The
* subroutine inputs and outputs are below.
* Inputs: Z = address of the first vector (VA)
*         R16 = N, the number of elements
*         Z+N is address of the 2nd vector (VB)
* Outputs: X = address of resulting vector sum
*         R16=0 if successful, else non-zero
*****
```



VectorAdd.asm

University of Florida, EEL 3744 – File 08
© Drs. Schwartz & Arroyo

39




EEL 3744

ASM Example: Description (for 68HC11/12)

```
*****
* Drs. Schwartz/Arroyo                      Rev. 0.00 **
*****
** Subroutine VADD adds two contiguous      **
** n-element vectors to form the contiguous **
** resulting vector. VC = VA + VB          **
** Inputs: IX= address of the first vector **
**         A = n, the number of elements   **
** Outputs: Resulting sum in (IX+2n)       **
**         A = 0 if successful, else non-zero **
*****
```

University of Florida, EEL 3744 – File 08
© Drs. Schwartz & Arroyo

40

**EEL 3744**

ASM Example: Data (for 68HC11/12)


```

*****
** Data Section
*****
                                ORG      $0B00
VA          DC.B      1,2,3,4,5,6
VB          DC.B      $30,$20,$10,$70,$60,$50
N           EQU       *-VB
VC          DS.B      N
*****
** Initialize & Start
*****
                                ORG      $0900
MAIN        LDS        #$0900
                                LDAA     #N
                                LDX      #VA
                                JSR VADD
HERE        BRA        HERE

```

University of Florida, EEL 3744 – File 08
© Drs. Schwartz & Arroyo

41

**EEL 3744**

ASM Example: Subroutine (for 68HC11/12)


```

*****
** Initialize & Start
*****
                                ORG      $0900
MAIN        LDS        #$0900
                                LDAA     #N
                                LDX      #VA
                                JSR VADD
HERE        BRA        HERE
*****
** Subroutine VADD
*****
                                ORG      $0A00
CTR         DC.B      $00 ; !!!
VADD        TAB
                                STAB     CTR
*****
                                PSHX
                                PULY
                                PSHY
                                PULX
                                LDAA     0,X
                                ABX
                                ADDA     0,X
                                ABX
                                STAA     0,X
                                INY
                                DEC      CTR
                                BNE      LOOP
                                CLRA
                                BRA      BYE
                                LDAA     #1
                                RTS
                                ERROR
                                BYE

```

University of Florida, EEL 3744 – File 08
© Drs. Schwartz & Arroyo

42



EEL 3744

The End!