


### Today's Menu

- Program File Structure
- Data Structures
- Program Structures > Sequence, Selection, Repetition
- Transition from a "main" program to a "subroutine"
- Subroutine VADD



University of Florida, EEL 3744 – File 08 © Drs. Schwartz & Arroyo

EEL 3744

#### **Data Structures**

- Bit Fields
- Floating Point
- Sequential List
- Matrix
- Linked List
- Stack
- Queue

© Drs. Schwartz & Arroyo

## EEL 3744

# Data Structures: Bit Fields & Floating Point

7	6	5	4	3	2	1	0
F <sub>3</sub>			$F_2$			$F_1$	

31	24 23					0
0 0	F	3 0	0	0	0	0
8-bit Expone	nt	24	l-bit Ma	antissa		

University of Florida, EEL 3744 – File 08 © Drs. Schwartz & Arroyo

3

## EEL 3744

### Data Structures: Sequential List


• A *sequential list* of data is a collection of data mapped into successive locations in storage, starting at some initial location called the base address. The order of the elements may or may not have a particular significance.

<u>Time</u>	Experimental Data	Location	Contents	MM,
1	17	122	17	Internal Format
2	6	123	6	Memory
3	23	124	23	
4	13	125	13	Also called a
5	9	126	9	TABLE
Iniversity of Florida,				

University of Florida, EEL 3744 – File **08** © Drs. Schwartz & Arroyo



#### Data Structures: Matrix




A is an m row by n column matrix  $a_{ij}$  = element in row i column j Location of  $a_{ij}$  = A+(i-1)\*n+(j-1)


University of Florida, EEL 3744 – File 08 © Drs. Schwartz & Arroyo

5



#### Data Structures: Linked List







University of Florida, EEL 3744 – File 08
© Drs. Schwartz & Arrows



#### Data Structures: Linked List







7

# EEL 3744 Data Structures: Stack (XMEGA Format

[Identical to 68HC11])





\* **After** pushing a 5th item


University of Florida, EEL 3744 – File 08




# Data Structures: Stack (6812 Format)

\* **Before** pushing a 5th item

Location Memory



\* After pushing a 5th item




University of Florida, EEL 3744 – File 08 © Drs. Schwartz & Arroyo

9




# Data Structures: Stack (F2833x DSC Format)

\* **Before** pushing a 5th item



\* After pushing a 5th item



University of Florida, EEL 3744 - File 0



doc0856

 Data is pushed and popped from the stack using PUSH (decreases SP) and POP (increases SP)

Instruction	Operands	Description	Operation	#Clocks
PUSH	Rr	Push Register on Stack	$STACK \leftarrow Rr$	2
POP	Rd	Pop Register from Stack	$Rd \leftarrow STACK$	2

University of Florida, EEL 3744 – File 08 © Drs. Schwartz & Arroyo

11

# EEL 3744 Stack on the XMEGA

doc8331 Section 3.8

- Stack Pointer (SP) is two 8-bit registers to form a 16-bit register > SPL is at 0x0D and SPH is at 0x0E
- SP is automatically loaded after reset; initial (default) value is the highest address of the internal SRAM (0x3FFF for our chip)
- If SP is changed, must be set above address 0x2000 (the lowest address in internal SRAM) and defined **before** any subroutine calls are executed or **before** interrupts are enabled
- To prevent corruption, a write to SPL will disable interrupts for up to 4 instructions or until the next I/0 memory write
- Stack grows from a higher memory to a lower memory
  - > Pushing data on the stack decreases SP
    - SP points to next empty memory location for data to be store with **push**
  - > Popping data from the stack increases SP
    - SP is incremented before data is extracted with **pop**
  - > Stack data is at addresses higher that the stack pointer

University of Florida, EEL 3744 – File 08

# EEL 3744

#### Stack Initialization on XMEGA

The stack pointer has only 16 bits and can only address the low 64k of data space (0 - 0xFFFF)
>After reset, SP points to address 0x3FFF, but do NOT assume this, i.e., always initialize the stack!

#### Example:

.EQU STACK\_ADDR = 0x3FFF

ldi R16, low(STACK\_ADDR)

out CPU\_SPL, R16 ;initialize low byte of stack pointer

ldi R16, high(STACK\_ADDR)

out CPU\_SPH, R16 ;initialize high byte of stack pointer

University of Florida, EEL 3744 – File 08 © Drs. Schwartz & Arroyo

13




# Program Structures and Structured Programming

- Do **not** use tricks to shorten code.
  - >Tricks will "byte" you later!
- Program Structures
  - > Sequence
  - > Selection (IF-THEN-ELSE)
  - > Repetition (FOR, WHILE, REPEAT-UNTIL)
  - > Main-Subroutine

University of Florida, EEL 3744 - File 00



### Sequence



University of Florida, EEL 3744 – File 08 © Drs. Schwartz & Arroyo

15



doc0856

#### **XMEGA** Branch Instruction

• The syntax for a branch instruction is as follows:

#### BRxxx Label

- >Label is assemble as a 7-bit signed constant
  - Values between 63 and -64
- PC calculations
  - >If (COND = true) PC = PC + 1+ signed 7-bit offset
  - >If (COND = false) PC = PC + 1
  - >Note: If (COND = true) then instruction takes 2 cycles.
  - >If (COND = false) then instruction takes 1 cycles.
- Note that there are signed and unsigned branch instructions (see page 10 in doc0856)

University of Florida, EEL 3744 – File 08 © Drs. Schwartz & Arroyo

BRBS	Branch if Status Flag Set	if (SREG(s) = 1) then PC	←	PC + k + 1
BRBC	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC	←	PC + k + 1
BREQ	Branch if Equal	if (Z = 1) then PC	←	PC + k + 1
BRNE	Branch if Not Equal	if (Z = 0) then PC	←	PC + k + 1
BRCS	Branch if Carry Set	if (C = 1) then PC	←	PC + k + 1
BRCC	Branch if Carry Cleared	if (C = 0) then PC	←	PC + k + 1
BRSH	Branch if Same or Higher	if (C = 0) then PC	←	PC + k + 1
BRLO	Branch if Lower	if (C = 1) then PC		- PC + k + 1
BRMI	Branch if Minus	if (N = 1) then PC	←	PC + k + 1
BRPL	Branch if Plus	if (N = 0) then PC	<b>←</b>	PC + k + 1
BRGE	Branch if Greater or Equal, Signed	if (N ⊕ V= 0) then PC	←	PC + k + 1
BRLT	Branch if Less Than, Signed	if (N ⊕ V= 1) then PC	←	PC + k + 1
BRHS	Branch if Half Carry Flag Set	if (H = 1) then PC	←	PC + k + 1
BRHC	Branch if Half Carry Flag Cleared	if (H = 0) then PC	←	PC + k + 1
BRTS	Branch if T Flag Set	if (T = 1) then PC	←	PC + k + 1
BRTC	Branch if T Flag Cleared	if (T = 0) then PC	<b>←</b>	PC + k + 1
BRVS	Branch if Overflow Flag is Set	if (V = 1) then PC	<b>←</b>	PC + k + 1
BRVC	Branch if Overflow Flag is Cleared	if (V = 0) then PC	<b>←</b>	PC + k + 1
BRIE	Branch if Interrupt Enabled	if (I = 1) then PC	<b>←</b>	PC + k + 1
	BRBC BREQ BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRGE BRIT BRHS BRHC BRHS BRHC BRHS BRHC BRTS BRTC BRVS	BRBC Branch if Status Flag Cleared BREQ Branch if Equal BRNE Branch if Not Equal BRCS Branch if Carry Set BRCC Branch if Carry Cleared BRSH Branch if Same or Higher BRLO Branch if Lower BRMI Branch if Minus BRPL Branch if Plus BRGE Branch if Greater or Equal, Signed BRLT Branch if Less Than, Signed BRHS Branch if Half Carry Flag Set BRHC Branch if T Flag Set BRTC Branch if T Flag Set BRTC Branch if T Flag Cleared BRYS Branch if Overflow Flag is Set BRVC Branch if Overflow Flag is Cleared	BRBC Branch if Status Flag Cleared if (SREG(s) = 0) then PC BREQ Branch if Equal if (Z = 1) then PC BRNE Branch if Not Equal if (Z = 0) then PC BRCS Branch if Carry Set if (C = 1) then PC BRCC Branch if Carry Cleared if (C = 0) then PC BRSH Branch if Same or Higher if (C = 0) then PC BRLO Branch if Lower if (C = 1) then PC BRMI Branch if Minus if (N = 1) then PC BRPL Branch if Plus if (N = 0) then PC BRSH Branch if Plus if (N = 0) then PC BRSH Branch if Less Than, Signed if (N $\oplus$ V = 0) then PC BRHS Branch if Less Than, Signed if (N $\oplus$ V = 1) then PC BRHS Branch if Half Carry Flag Set if (H = 1) then PC BRSH Branch if T Flag Set if (H = 0) then PC BRTC Branch if T Flag Cleared if (T = 0) then PC BRTC Branch if T Flag Cleared if (T = 0) then PC BRYS Branch if Overflow Flag is Set if (V = 1) then PC BRYS Branch if Overflow Flag is Cleared if (V = 0) then PC BRYC Branch if Overflow Flag is Cleared if (V = 0) then PC BRYC Branch if Overflow Flag is Cleared if (V = 0) then PC	BRBC Branch if Status Flag Cleared if (SREG(s) = 0) then PC ← BREQ Branch if Equal if (Z = 1) then PC ← BRNE Branch if Not Equal if (Z = 0) then PC ← BRCS Branch if Carry Set if (C = 1) then PC ← BRCC Branch if Carry Cleared if (C = 0) then PC ← BRSH Branch if Same or Higher if (C = 0) then PC ← BRMI Branch if Lower if (C = 1) then PC ← BRMI Branch if Minus if (N = 1) then PC ← BRPL Branch if Plus if (N = 0) then PC ← BRHS Branch if Greater or Equal, Signed if (N ⊕ V = 0) then PC ← BRHS Branch if Half Carry Flag Set if (H = 1) then PC ← BRHC Branch if T Flag Set if (H = 0) then PC ← BRTC Branch if T Flag Cleared if (T = 1) then PC ← BRTC Branch if T Flag Cleared if (T = 0) then PC ← BRTC Branch if Overflow Flag is Set if (V = 1) then PC ← BRVS Branch if Overflow Flag is Cleared if (V = 0) then PC ←



# XMEGA Branch


#### doc0856 Page 10

Test	Boolean	Mnemonic	Complementary	Boolean	Mnemonic	Comment
Rd > Rr	Z•(N ⊕ V) = 0	BRLT <sup>(1)</sup>	Rd ≤ Rr	Z+(N ⊕ V) = 1	BRGE*	Signed
Rd ≥ Rr	(N ⊕ V) = 0	BRGE	Rd < Rr	(N ⊕ V) = 1	BRLT	Signed
Rd = Rr	Z = 1	BREQ	Rd ≠ Rr	Z = 0	BRNE	Signed
Rd ≤ Rr	Z+(N ⊕ V) = 1	BRGE <sup>(1)</sup>	Rd > Rr	Z•(N ⊕ V) = 0	BRLT*	Signed
Rd < Rr	(N ⊕ V) = 1	BRLT	Rd ≥ Rr	(N ⊕ V) = 0	BRGE	Signed
Rd > Rr	C + Z = 0	BRLO <sup>(1)</sup>	Rd ≤ Rr	C + Z = 1	BRSH*	Unsigned
Rd □ Rr	C = 0	BRSH/BRCC	Rd < Rr	C = 1	BRLO/BRCS	Unsigned
Rd = Rr	Z = 1	BREQ	Rd ≠ Rr	Z = 0	BRNE	Unsigned
Rd ≤ Rr	C + Z = 1	BRSH <sup>(1)</sup>	Rd > Rr	C + Z = 0	BRLO*	Unsigned
Rd < Rr	C = 1	BRLO/BRCS	Rd ≥ Rr	C = 0	BRSH/BRCC	Unsigned
Carry	C = 1	BRCS	No carry	C = 0	BRCC	Simple
Negative	N = 1	BRMI	Positive	N = 0	BRPL	Simple
Overflow	V = 1	BRVS	No overflow	V = 0	BRVC	Simple
Zero	Z = 1	BREQ	Not zero	Z = 0	BRNE	Simple

Note: 1. Interchange Rd and Rr in the operation before the test, i.e., CP Rd,Rr  $\rightarrow$  CP Rr,Rd


University of Florida, EEL 3744 – File 08 © Drs. Schwartz & Arroyo








### FOR Repetition






University of Florida, EEL 3744 – File 08 © Drs. Schwartz & Arroyo

### WHILE Repetition







22

# EEL 3744 Stack on the XMEGA

doc8331 Section 3.8

- During subroutine calls and interrupts, the return address is **automatically** pushed on the stack
  - >The return address (for our chip) is **3** bytes [you should try it and verify], and hence the stack pointer is decremented/incremented by **three**
  - >The return address is popped off the stack when returning from each of the following:
    - Return from subroutines with the **RET** instruction
    - Return from interrupts with the **RETI** instruction

University of Florida, EEL 3744 – File 08 © Drs. Schwartz & Arroyo

23

# EEL 3744 RCALL/CALL, RET/RETI, and Stack on XMEGA

- Use CALL (or RCALL) instruction to call subroutine
- Use **RET** instruction to return from subroutine calls
- Use **RETI** instruction to return from interrupts

doc0856


Instruction	Operands	Description	Operation	# Clocks
RCALL	k	Relative Call Subroutine	$PC \leftarrow PC + k + 1$	3/4
CALL	k	Call Subroutine	$PC \leftarrow k$	4/5
RET	None	Subroutine Return	$PC \leftarrow STACK$	4/5
RETI	None	Interrupt Return	$PC \leftarrow STACK$	4/5

University of Florida, EEL 3744 – File 08 © Drs. Schwartz & Arroyo



#### Main-Subroutine


\* A program which calls two subroutines; think about the stack



25

### **EEL 3744** Main-Subroutine (Nesting)

❖ Two levels of nested subroutine calls; think about the stack



2: for Direct or Indexed X

3: for Extended or Indexed \

#### CALL and RCALL on **EEL 3744 XMEGA**

- With the XMEGA, both RCALL and CALL store **3-bytes** (not 2-bytes) onto the stack
- The most significant byte for our processor is **ALWAYS** 0x00 because we are limited to 128k (shift right 1-bit  $\rightarrow$  64k)
- The RET works as it should, i.e., a 3-byte address is used for the return
- RCALL take 2-bytes (1 word) of program memory >Can go -2048 to 2047 addresses from the next address
- CALL takes 4-bytes (2 words) of program memory >Can go anywhere in the addressable space (even for larger XMEGAs)

University of Florida, EEL 3744 -© Drs. Schwartz & Arroyc


27


#### EEL 3744 Subroutine Control Instructions for **68HC11**

- BSR (Branch to Subroutine)
  - > General format: BSR offset
  - > Addressing Mode: PC Relative ( $-128 \le offset \le 127$ )
  - $(PC) \leftarrow (PC) + 2; \quad ((SP)) \leftarrow (PC_1);$ > Description:
    - $(SP) \leftarrow (SP) 1$ ;  $((SP)) \leftarrow (PC_H);$  $(SP) \leftarrow (SP) - 1$ ;  $PC \leftarrow PC + offset$
- JSR (Jump to Subroutine)
  - > General format: JSR address (or label)
  - > Addressing Mode: Direct, Extended, Indexed X, Indexed Y
  - $(PC) \leftarrow (PC) + 2/3; \checkmark ((SP)) \leftarrow (PC_L);$ > Description:  $(SP) \leftarrow (SP) -1$ ;  $((SP)) \leftarrow (PC_H);$  $(SP) \leftarrow (SP) - 1$ ;  $PC \leftarrow addr$
- RTS (Return from Subroutine)
  - > General format: RTS
  - > Addressing Mode: Inherent
  - > Description:  $(SP)\leftarrow (SP)+1;$  $(PC_H) \leftarrow ((SP));$  $(SP)\leftarrow (SP)+1;$

 $(PC_1) \leftarrow ((SP))$ 

University of Florida, EEL 3744 - File 08







**EEL 3744** 

# Subroutine Control Instructions for **68HC12**

• BSR (Branch to Subroutine)

2: for Direct or Indexed X3: for Extended or Indexed Y2-4: for others

> General format: BSR offset

> Addressing Mode: PC Relative  $(-128 \le \text{offset} \le 127)$ 

> Description:  $(PC) \leftarrow (PC) + 2$ ;  $(SP) \leftarrow (SP) - 1$ ;  $((SP)) \leftarrow (PC_1)$ ;

 $(SP) \leftarrow (SP) - 1; \quad ((SP)) \leftarrow (PC_H); \quad PC \leftarrow PC + offset$ 

• JSR (Jump to Subroutine) [do NOT use CALL for our 68HC12]

> General format: JSR address (or label)

> Addressing Mode: Direct, Extended, Indexed X, Indexed Y

> Description: (PC)  $\leftarrow$  (PC)+2-4; (SP)  $\leftarrow$  (SP) -1; ((SP))  $\leftarrow$  (PC<sub>L</sub>);

 $(SP) \leftarrow (SP) - 1; \quad ((SP)) \leftarrow (PC_H); \quad PC \leftarrow addr$ 

• RTS (Return from Subroutine) [do NOT use RTC for our 68HC12]

> General format: RTS > Addressing Mode: Inherent

> Description:  $(PC_H) \leftarrow ((SP)); (SP) \leftarrow (SP) + 1; (PC_L) \leftarrow ((SP));$ 


 $(SP)\leftarrow (SP)+1$ ;


University of Florida, EEL 3744 – File 08 © Drs. Schwartz & Arroyo

31




# **68HC12** Subroutine Control Instructions Example








# **68HC12** Subroutine Control Instructions Example (continued)





- rcall (Relative Call to Subroutine)
  - > General format: rcall LABEL (or address) [assembler calculates offset]
  - > Addressing Mode: PC Relative  $(-2048 \le offset \le 2047)$
  - > Description:  $(PC) \leftarrow (PC) + 1; ((SP)) \leftarrow (PC_L); (SP) \leftarrow (SP) 1;$

 $((SP)) \leftarrow (PC_M); \quad (SP) \leftarrow (SP) - 1; \quad ((SP)) \leftarrow (PC_H);$ 

 $(SP) \leftarrow (SP) - 1; PC \leftarrow PC + offset$ 

• call (Call Subroutine)

> General format: call LABEL (or address)

 $PC = PC_{H} | PC_{M} | PC_{L}$ 

> Addressing Mode: Extended

> Description:  $(PC) \leftarrow (PC) + 2; ((SP)) \leftarrow (PC_1); (SP) \leftarrow (SP) - 1;$ 

 $((SP)) \leftarrow (PC_M); (SP) \leftarrow (SP) - 1; ((SP)) \leftarrow (PC_H);$ 

 $(SP) \leftarrow (SP) - 1$ ;  $PC \leftarrow addr$ 

• ret (Return from Subroutine)

> General format: ret > Addressing Mode: Inherent

> Description: (SP) $\leftarrow$ (SP)+1; (PC<sub>H</sub>) $\leftarrow$ ((SP));

 $(SP)\leftarrow (SP)+1;$   $(PC_M)\leftarrow ((SP));$ 

University of Florida, EEL 3744 – File 08  $(SP) \leftarrow (SP)+1;$   $(PC_L) \leftarrow ((SP));$ 

# EEL 3744 XMEGA Stack Example with Subroutine

- See example on website: Stack1.asm
  - >View code and simulate
    - Watch stack, stack pointer (SP)

University of Florida, EEL 3744 – File 08 © Drs. Schwartz & Arroyo

35



### Example (Add two Matrices)

University of Florida, EEL 3744 – File 08



### Example (Add two Vectors)

University of Florida, EEL 3744 – File 08 © Drs. Schwartz & Arroyo

37



### Example (Add two Vectors)

```
void Add_Vectors(int a[3], int b[3], int result[3]);
void main(void)
{
    int A[3] = {1, 3, -4};
    int B[3] = {0, 2, 6};
    int C[3];
    Add_Vectors(A, B, C);
}
void Add_Vectors(int a[3], int b[3], int result[3])
{
    int i;
    for(i=0; i<3; i++)
    {
        result[i] = a[i] + b[i];
    }
}
University of Florida, EEL 3744-File 08
    © Drs. Schwartz & Armono</pre>
```



VectorAdd.asm

# ASM Example: Description (for XMEGA)

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

- \* Calls a subroutine, VADD, that adds two
- \* contiguous N-element vectors to form the
- \* resulting vector, VC = VA + VB. The
- \* subroutine inputs and outputs are below.
- \* Inputs: Z = address of the first vector (VA)
- \* R16 = N, the number of elements
- \* Z+N is address of the 2nd vector (VB)
- \* Outputs: X = address of resulting vector sum

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

\* R16=0 if successful, else non-zero

VectorAdd.asm

University of Florida, EEL 3744 – File 08 © Drs. Schwartz & Arroyo

39



# ASM Example: Description (for 68HC11/12)

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* Rev. 0.00 \*\* \* Drs. Schwartz/Arroyo \*\*\*\*\*\*\*\*\*\*\*\*\*\* \*\* Subroutine VADD adds two contiguous \*\* n-element vectors to form the contiguous \*\* \*\* resulting vector. VC = VA + VB\*\* \*\* Inputs: IX= address of the first vector \*\* A = n, the number of elements \*\* \*\* Outputs: Resulting sum in (IX+2n) A = 0 if successful, else non-zero \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

University of Florida, EEL 3744 – File 08 © Drs. Schwartz & Arroyo



#### ASM Example: Data (for 68HC11/12)

*****	*****	*******
** Data Se	ection	
*****	*****	******
	ORG	\$0B00
VA	DC.B	1,2,3,4,5,6
VB	DC.B	\$30,\$20,\$10,\$70,\$60,\$50
N	EQU	*-VB
VC	DS.B	N
*****	******	******
** Initializ	ze & Start	
*****	*****	******
	ORG	\$0900
MAIN	LDS	#\$0900
	LDAA	#N
	LDX	#VA
	JSR VADI	)
HERE	BRA	HERE
		also de also

41

## EEL 3744

# ASM Example:

## Subroutine (for 68HC11/12)

*****	******	*******		PSHX	
** Initializ	e & Start			PULY	
******	******	*******	LOOP	PSHY	
	ORG	\$0900		PULX	
MAIN	LDS	#\$0900		LDAA	0,X
	LDAA	#N		ABX	
	LDX	#VA		ADDA	0,X
	JSR VADI	)		ABX	
HERE	BRA	HERE		STAA	0,X
******	******	******		INY	
** Subrout	tine VADD			DEC	CTR
******	******	*******		BNE	LOOP
	ORG	\$0A00		CLRA	
CTR	DC.B	\$00;!!!		BRA	BYE
VADD	TAB	,	ERROR	LDAA	#1
	STAB	CTR	BYE	RTS	
University of Florida, EEL 3: © Drs. Schwartz & A					42



# The End!

University of Florida, EEL 3744 – File **08** © Drs. Schwartz & Arroyo