
Look into my




Menu


- Programming Models for the Atmel XMEGA Architecture (and others devices)
- Assembly Programming
- Addressing Modes for the XMEGA
- Instruction Set




University of Florida, EEL 3744 – File 05 © Drs. Schwartz & Arroyo









EEL 3744

6811 & 6812 General-

Purpose Registers

- Within the 68HC11/12, there are two general-purpose registers.
 - > They are referred to as 8-bit registers **A** and **B** or alternatively as a 16-bit register **D**.
- Registers A and B, often called accumulators

[Examples]

LDAA VALUE1 ; Move the byte at location VALUE1 to Register A. ABA ; Add the byte in B to A; put the result in A.

LDD WORD1 ; The 16-bit word at location WORD1 and WORD1+1 are

* ; moved to Register $D = A \mid B$.

ADDD WORD2 ; The 16-bit data at Word1 and Word1+1 are added to $D \Rightarrow D$.

• This instruction set is *nearly symmetric*.

[Examples] LDA (LDAA and LDAB), STA (STAA and STAB),

University of Florida, EEL 3744-File 05 ROL (ROLA and ROLB), etc.

EEL 3744		7		0	Addr.	
	R0			0x00		
			R1		0x01	
			R2		0x02	
WALCA ODI	т					
XMEGA CPU)	R13			0x0D	
General Purpos	26	R14			0x0E	
_	General Luipose			R15		
Working Regist	R16			0x10		
	R17			0x11		
Summary						
	X-regis X-regis		R26		0x1A	
			ter High Byte R27		0x1B	
	Y-regis	ster Low Byte	R28		0x1C	
Fig 3-4 Y-regis		ster High Byte R29			0x1D	
	Z-regis	ster Low Byte	R30		0x1E	
University of Florida, EEL 3744 – File 05 © Drs. Schwartz & Arroyo	Z-regis	ter High Byte	R31		0x1F	



EEL 3744 XMEGA X, Y, Z

Registers

See doc8331 Fig 3-5

- These registers can form 16-bit address pointers for addressing of the Data Memory.
- The Z-register can also be used as an address pointer to read/write to the Flash Program Memory, Fuses, Signature Rows, and Lock Bits.

7	R27	0	7	R26	0
	XH			XL	
15		8	7		0
7	R29	0	7	R28	0
	YH			YL	
15		8	7		0
7	R31	0	7	R30	0
	ZH			ZL	
15		8	7		0

University of Florida, EEL 3744 – File 05 © Drs. Schwartz & Arroyo

7

EEL 3744 XMEGA Status Register (SREG)

• Contains information about the result of the most recently executed arithmetic or logic instruction

	7	6	5	4	3	2		1 0	SREG
+0x0F	I	T	Н	S	V	N	Z	С	
	R/W-0	_							

I = Global Interrupt Enable

Z = Zero Flag

T = Bit Copy Storage

See doc8331 C = Carry Flag Section 3.14.9

H = Half Carry Flag

 $S = Sign Bit (S=N \oplus V) [actual sign of result]$

V = Two's Complement Overflow Flag

N = Negative Flag

University of Florida, EEL 3744 - File 0:



EEL 3744 **XMEGA** Flags in SREG

See doc8331 Section 3.14.9

<u>Global Int Enable (I)</u>: Set for interrupts to be enabled. If cleared, none of the interrupts are enabled. Can be set and cleared with the SEI and CLI instructions.

<u>Bit Copy Storage (T)</u>: The instructions BLD and BST use the T bit as source or destination for the operated bit

<u>Half-Carry Flag (H)</u>: Set if a carry occurs between bits 3 and 4 during some arithmetic instructions; otherwise, it is reset (to 0). Is useful in BCD arithmetic

<u>Sign Flag (S):</u> $S=N\oplus V$. The sign bit is the Exclusive-OR between the negative flag (N) and the two's complement overflow flag (V).

The <u>actual</u> sign of the result, even if there was an overflow.

Overflow (V): Set if the last operation caused an arithmetic overflow; otherwise, it is reset. Ex: Set if the addition of two positive #'s (negative #'s) result in an apparently negative # (positive #).

University of Florida, EEL 3744 – File 05

© Drs. Schwartz & Arroyo

9



EEL 3744 **XMEGA** Flags in SREG

See doc8331 Section 3.14.9

<u>Negative Flag (N):</u> Set if the result of the last arithmetic, logic, or data manipulation operation was negative; otherwise, it is reset

Zero (Z): Set if the result of the last arithmetic, logic, or data manipulation operation was zero; otherwise, it is reset

<u>Carry (C):</u> If an instruction operation results in a carry (from addition) or a borrow (from subtraction or comparison) out of bit 7 of the resulting value, then the Carry flag is set; otherwise, it is reset

Key for Flags affected by Instructions

- ⇔: Flag affected by instruction
- 0: Flag cleared by instruction
- 1: Flag set by instruction
- -: Flag not affected by instruction

See doc0856 Page 2

University of Florida, EEL 3744 - File 05

EEL 3744 XMEGA I/O Registers

RAMPX, RAMPY, RAMPZ

> Registers concatenated with the X-, Y-, and Z-registers enabling indirect addressing of the whole data space on MCUs with more than 64K bytes data space, and constant data fetch on MCUs with more than 64K bytes program space.

RAMPD

> Register concatenated with the Z-register enabling direct addressing of the whole data space on MCUs with more than 64K bytes data space.

• EIND

> Register concatenated with the Z-register enabling indirect jump and call to the whole program space on MCUs with more than 64K words (128K bytes) program space.

Stack

- > STACK: Stack for return address and pushed/popped registers
- > **SP**: Stack Pointer to STACK

University of Florida, EEL 3744 – File 05 © Drs. Schwartz & Arroyo

11



6812 Special-Purpose Registers: CCR & IX/IY

- ❖ Index Registers (IX and IY): The 16-bit registers used to store the index value for operands retrieved using the indexed addressing mode.
- * Condition Code Register (CCR): An 8-bit flag register in which condition codes (binary flags) are stored and tested.

S X H I N Z V C

CONDITION CODE REGISTER

S - Stop Disable N - Negative X - X Interrupt Mask Z - Zero

H - Half Carry V - Arithmetic Overflow

I - I Interrupt Mask C - Carry/Borrow

University of Florida, EEL 3744 – File 05

EEL 3744 **6812** Flags in CCR

There are five condition flags associated with the execution of the arithmetic instructions of the M68HC11/12.

Half-Carry Flag (H): Set (to 1) if a carry occurs between bits 3 and 4 during ADD, ABA, or ADC instructions; otherwise, it is reset (to 0).


Negative Flag (N): Set if the result of the last arithmetic, logic, or data manipulation operation was negative; otherwise, it is reset.

Zero (Z): Set if the result of the last arithmetic, logic, or data manipulation operation was zero; otherwise, it is reset.


Overflow (V): Set if the last operation caused an arithmetic overflow; otherwise, it is reset. Ex: Set if the addition of two positive #'s (negative #'s) result in an apparently negative # (positive #).

<u>Carry (C):</u> If an instruction operation results in a carry (from addition) or a borrow (from subtraction or comparison) out of bit 7 of the resulting value, then the Carry flag is set; otherwise, it is reset.

University of Florida, EEL 3744 – File 05
© Drs. Schwartz & Arroyo
13



- **♦ Program Counter (PC):** A 16-bit register whose content addresses the memory location that contains the next instruction to be executed.
- **♦ Stack Pointer (SP):** A 16-bit register which contains the address of the memory location in which the top of the stack is stored.



EEL 3744 Addressing Modes for **68HC11/12**

- Immediate Addressing Mode
- Direct Addressing Mode
- Extended Addressing Mode
- Indexed Addressing Mode
- Inherent Addressing Mode
- Relative Addressing Mode

University of Florida, EEL 3744 – File 0

© Drs. Schwartz & Arroyo

15



- Direct Addressing Mode
 - >Rd (destination) and Rr (source) Registers, JMP, CALL
- Indirect Addressing Mode
 - >X, Y, Z Registers, IJMP, ICALL
- Extended Addressing Mode >EIJMP, EICALL


See doc0856 Page 2

- Constant Addressing Mode
 LPM, SPM load/store program memory
- Relative Addressing Mode
 RJMP and RCALL (PC = PC + k +1)

University of Florida, EEL 3744 – File 05 © Drs. Schwartz & Arroyo


EEL 3744 **XMEGA** Direct Addressing, Single Register

• Register Direct, Single Register Rd
>Ex: inc R16; R16 ← R16+1



EEL 3744 **XMEGA** Direct Addressing, Two Registers


• Register Direct, Two Registers Rd and Rr >Ex: and R16, R17; R16 ← R16 AND R17



University of Florida, EEL 3744 – File **05** © Drs. Schwartz & Arroyo


EEL 3744 **XMEGA** Data Direct Addressing

- Direct Data Addressing
 - >A 16-bit Data Address is contained in the 16 bits of a 2-word instruction




EEL 3744 **XMEGA** Data Indirect Addressing

- Data Indirect Addressing
 - > Operand address is the contents of the X-, Y-, or the Z-register
 - > Register Indirect Addressing is a subset of Data Indirect Addressing since the data space form 0 to 31 is the Register File
 - >Ex: ld R16, X; R16 \leftarrow (X)




EEL 3744 **XMEGA** Data Indirect with Displacement Addressing

- Data Indirect with Displacement
 - > Operand address is the result of the Y- or Z-register contents added to the address contained in 6 bits of the instruction word
 - >Ex: **ldd R16, Y+37**; R16 \leftarrow (Y+37)
 - >Rd/Rr is the destination/source register




EEL 3744 **XMEGA** Data Indirect Addressing with Post-increment

- Data Indirect Addressing with Post-increment
 - > The X,- Y-, or the Z-register is incremented after the operation
 - > Operand address is the content of the X-, Y-, or the Z-register prior to incrementing
 - >Ex: **ld R16, Z+**; R16 \leftarrow (Z), Z \leftarrow Z+1




EEL 3744 **XMEGA** Data Indirect Addressing with Pre-decrement

- Data Indirect Addressing with Pre-decrement
 - > The X,- Y-, or the Z-register is decremented before the operation
 - > Operand address is the decremented contents of the X-, Y-, or the Z-register
 - >Ex: st Z, R16; $Z \leftarrow Z 1$, $(Z) \leftarrow R16$



EEL 3744 XMEGA Program Memory Constant Addressing (LPM, SPM, ELPM)


- Program Memory Constant Addressing (LPM, SPM, ELPM)
 - > Constant byte address is specified by Z-register
 - The 15 most significant bits (MSBs) select word address
 - For LPM, selects low byte if LSB = 0; selects high byte if LSB = 1
 - For SPM, the LSB should be cleared
 - If ELPM is used, the RAMPZ Register is used to extend the Z-register
 - >Ex: lpm R16, \mathbb{Z} ; R16 \leftarrow (Z)





EEL 3744 **XMEGA** Program Memory with Post-increment (LPM Z+, ELPM Z+)

- Program Memory with Post-increment (w/ the LPM Z+ & ELPM Z+)
 - > Constant byte address is specified by Z-register
 - The 15 most significant bits (MSBs) select word address
 - For LPM, selects low byte if LSB = 0; selects high byte if LSB = 1
 - > If ELPM Z+ is used, the RAMPZ Register is used to extend the Z-register
 - >Ex: lpm R16, Z+; R16 \leftarrow (Z), Z \leftarrow Z+1






EEL 3744

XMEGA Direct Program Addressing (JMP, CALL)

- Direct Program Memory Addressing (JMP, CALL)
 - > Program execution continues at the immediate address in the instruction word
 - >Ex: jmp THERE; PC ← THERE, where THERE is a label






XMEGA Indirect Program Addressing, (IJMP, ICALL)

• Indirect Program Memory Addressing (IJMP, ICALL)


- > Program execution continues at address contained by the Z-register (i.e., the PC is loaded with the contents of the Z-register)
- >Ex: icall; $PC(15:0) \leftarrow Z$, $PC(21:16) \leftarrow 0$





XMEGA Relative Program Addressing (RJMP, RCALL)

- Relative Program Memory Addressing (RJMP, RCALL)
 - > Program execution continues at address PC + k + 1
 - The relative address k is from -2048 to 2047
 - >Ex: rjmp LOOP; PC \leftarrow LOOP, where LOOP is a "nearby" label



University of Florida, EEL 3744 – File 05 © Drs. Schwartz & Arrows

EEL 3744 Extended Addressing Register - XMEGA

- EIJMP and EICALL use Extended Addressing Modes
 - >Require the use of the Extended Indirect Register (EIND), which is concatenated with the Z-register
 - >EIND holds the MSB of the 24-bit address
 - >Ex: eijmp; $PC(15:0) \leftarrow Z$, $PC(21:16) \leftarrow EIND$

University of Florida, EEL 3744 – File 05 © Drs. Schwartz & Arroyo

29



XMEGA Conditional Branch Summary

Test	Boolean	Mnemonic	Complementary	Boolean	Mnemonic	Comment
Rd > Rr	Z•(N ⊕ V) = 0	BRLT ⁽¹⁾	$Rd \le Rr$	Z+(N ⊕ V) = 1	BRGE*	Signed
Rd≥Rr	(N ⊕ V) = 0	BRGE	Rd < Rr	(N ⊕ V) = 1	BRLT	Signed
Rd = Rr	Z = 1	BREQ	Rd ≠ Rr	Z = 0	BRNE	Signed
$Rd \leq Rr $	Z+(N ⊕ V) = 1	BRGE ⁽¹⁾	Rd > Rr	Z•(N ⊕ V) = 0	BRLT*	Signed
Rd < Rr	(N ⊕ V) = 1	BRLT	$Rd \ge Rr$	(N ⊕ V) = 0	BRGE	Signed
Rd > Rr	C + Z = 0	BRLO ⁽¹⁾	$Rd \leq Rr$	C + Z = 1	BRSH*	Unsigned
Rd≥Rr	C = 0	BRSH/BRCC	Rd < Rr	C = 1	BRLO/BRCS	Unsigned
Rd = Rr	Z = 1	BREQ	Rd ≠ Rr	Z = 0	BRNE	Unsigned
$Rd \leq Rr$	C + Z = 1	BRSH ⁽¹⁾	Rd > Rr	C + Z = 0	BRLO*	Unsigned
Rd < Rr	C = 1	BRLO/BRCS	Rd ≥ Rr	C = 0	BRSH/BRCC	Unsigned
Carry	C = 1	BRCS	No carry	C = 0	BRCC	Simple
Negative	N = 1	BRMI	Positive	N = 0	BRPL	Simple
Overflow	V = 1	BRVS	No overflow	V = 0	BRVC	Simple
Zero	Z = 1	BREQ	Not zero	Z = 0	BRNE	Simple

Note: 1. Interchange Rd and Rr in the operation before the test, i.e., CP Rd, Rr \rightarrow CP Rr, Rd

University of Florida, EEL 3744 – File 05 © Drs. Schwartz & Arroyo

EEL 3744 **XMEGA** Instructions: Arithmetic and Logic

- ADD, ADC, ADIW, SUB, SUBI, SBC, SBCI, SBIW
- AND, ANDI, OR, ORI, EOR, COM, NEG
- SBR (Set Bits in Register), CBR (Clear Bits in Register)
- INC, DEC
- TEST, CLR (Clear Register), SER (Set Register)
- MUL, MULS, MULSU, FMUL, FMULS, FMULSU
- DES (Data Encryption)

Complete Instruction Summary in doc0856 Pages 11-15

University of Florida, EEL 3744 – File 05 © Drs. Schwartz & Arroyo

31

EEL 3744 **XMEGA** Instructions: Branch Instructions

- See doc0856 page 10 (branch instructions, back 2 pages)
 - > BREQ, BRNE, BRCS, BRCC, BRSH, BRLO, BRMI, BRPL
 - > BRGE, BRLT, BRHS, BRHC, BRTS, BRTC, BRVS, BRVC
 - > BRIE, BRID (Branch if Interrupt Enabled/Disabled)
 - > BRBS, BRBS (Branch if Status Flag Set/Clear)
- **RJMP**, IJMP, EIJMP, **JMP**
- RCALL, ICALL, EICALL, CALL
- RET, RETI
- CPSE (ComPare, Skip if Equal), CP, CPI
- SBRC, SBRS, SBIC, SBIS (Skip if bit ---)

Complete Instruction Summary in doc0856 Pages 11-15

University of Florida, EEL 3744 - File 05

EEL 3744 **XMEGA** Instructions: Data Transfer

- MOV, MOVW, LDI, LDS, LDD, LD (many)
- STS, ST (many)
- LPM, ELPM, SPM, IN, OUT
- PUSH, POP (uses the stack)
- XCH
- LAS, LAC, LAT (Load and Set/Clear/Toggle)

Complete Instruction Summary in doc0856 Pages 11-15

University of Florida, EEL 3744 – File 05 © Drs. Schwartz & Arroyo

33

EEL 3744 XMEGA Instructions: Bit and Bit-Test

- LSL, LSR, ROL, ROR, ASR, SWAP (swap nibbles)
- BSET, BCLR
- SBI, CBI (Set/Clear Bit in I/O Register)
- BST, BLD
- SEC, CLC, SEN, CLN, SEZ, CLZ, SEV, CLV, SEH, CLH (Set/Clear C, N, Z, V, H)
- SEI, CLI (Set/Clear Interrupt Enable)
- SES, CLS (Set/Clear Signed Test)
- SET, CLT (Set/Clear T in SREG

Complete Instruction Summary in doc0856 Pages 11-15

University of Florida, EEL 3744 - File 05

EEL 3744 XMEGA Instructions: MCU Control

• BREAK, NOP, SLEEP, WDR (Watchdog Reset)

Complete Instruction Summary in doc0856 Pages 11-15


University of Florida, EEL 3744 – File 05 © Drs. Schwartz & Arroyo

35



XMEGA - Addressing the Flash

- Flash is word accessed and organized in pages
- Z-pointer is used to hold the flash memory address for read and write access. The least- significant bits address the words within a page, while the most-significant bits address the page within the flash.





Program Memory

- The 15 MSBits of the 16-bit address selects word addresses (the address of the 16-bit instruction)
- The least significant bit determines the least significant byte (when 0) and the most significant byte (when 1) of the 16-bit instruction


Program Mem Address					MSB Address	LSB Address
0x0000	0р0000	0000	0000	000_	0x0001	0x0000
0x0002	0р0000	0000	0000	001_	0x0003	0x0002
0x0004	0р0000	0000	0000	010_	0x0005	0x0004
0x7FFF	0b0111	1111	1111	111_	0xFFFE	0xFFFF


University of Florida, EEL 3744 – File 05
© Drs. Schwartz & Arroyo 37



- EEPROM can be accessed through the NVM controller (I/O mapped), or it can be memory mapped into the data memory space.
- When accessing the EEPROM through the NVM controller, the NVM address (ADDR) register is used to address the EEPROM, while the NVM data (DATA) register is used to store or load EEPROM data.
- For EEPROM page programming, the ADDR register can be treated as having two sections. The least-significant bits address the bytes within a page, while the most-significant bits address the page within the EEPROM.

University of Florida, EEL 3744 - File 05





• call (Call to Subroutine)

> General format: call LABEL (or address)

> Description: $STACK \leftarrow PC+2$

 $SP \leftarrow SP-2$

 $PC \leftarrow k$ (constant address operand)

• rcall (Relative Call to Subroutine)

> General format: rcall LABEL (or address)

> Description: $STACK \leftarrow PC+1$

 $SP \leftarrow SP-2$

 $PC \leftarrow PC+k+1$ (constant address operand)

• ret (Return from Subroutine)

> General format:

PC ← STACK > Description: $SP \leftarrow SP+2$

University of Florida, EEL 3744 – File 05

40

For Subroutine

Control Examples,

see Lecture 7:

Program Structures



681* Instruction Set


- The instructions on the subsequent pages are a subset of the available 68HC12 instructions. The instructions can be divided up into the following 5 categories:
 - >Move Instructions
 - >Arithmetic Instructions
 - >Logic Instructions
 - >Edit Instructions
 - >Control Instructions

Instruction Bible

S&H: Chap 4

S&H: Tab 4.1

University of Florida, EEL 3744 – File 05 © Drs. Schwartz & Arroyo



EEL 3744 Arithmetic Instructions

for 681*

ADDA*, ADDB* ADCA*, ADCB* **ABA** SUBA*, SUBB* SBCA*, SBCB* **SBA** CMPA*, CMPB* **CBA**

TSTA, TSTB

TST**

NEGA, NEGB, NEG** ASLA, ASLB, ASL** ASRA, ASRB, ASR** LSLA, LSLB, LSL** LSRA, LSRB, LSR** Special: DAA,

MUL, ABX, ABY

INCA, INCB, INC**

DECA, DECB, DEC**

ADDD* SUBD* CPD*, CPX*, CPY* INX, INY, INS DEX, DEY, DES FDIV, IDIV ASLD, LSRD, LSLD

*Memory accessed by direct, extended, indexed, or immediate addressing

by extended or indexed addressing

University of Florida, EEL 3744 – File 05 © Drs. Schwartz & Arroyo

43

EEL 3744 Logic Instructions for 681*

EORA*, EORB* ORAA*, ORAB* ANDA*, ANDB* BITA*, BITB*

COMA, COMB, COM** SEC, SEI, SEV CLC, CLI, CLV BSET***, BCLR***

*Memory accessed by direct, extended, or indexed addressing **Memory accessed by extended or indexed addressing

***A word in memory is specified using direct or indexed addressing, and (after a space) a pattern of bits (a mask) is specified

University of Florida, EEL 3744 – File 05



ASLA, ASLB, ASL* ASRA, ASRB, ASR* LSRA, LSRB, LSR*

ROLA, ROLB, ROL*
RORA, RORB, ROR*

ASLD, LSRD, LSLD

*Memory may accessed by extended or indexed addressing

University of Florida, EEL 3744 – File 05 © Drs. Schwartz & Arroyo

45

EEL 3744 Control Instructions for **681***

- Unconditional: JMP*, BRA**, BRN**, NOP (=skip two E-Clocks, use 1 byte)
- Conditional Simple: BEQ**, BNE**, BMI**, BPL**, BCS**, BCC**, BVS**, BVC**
- Conditional 2's Complement: BGT**, BGE**, BEQ**, BLE**, BLT**
- Conditional Unsigned: BHI**, BHS**, BEQ**, BLS**, BLO**
- Bit Conditional: BRSET***, BRCLR***
- Subroutine & Interrrupt: JSR*, BSR**, RTS, RTI, SWI, STOP, WAI

*Memory may accessed by extended or indexed addressing

**Relative addressing specifies which address to branch to.

s**A word in memory is specified using direct or indexed addressing, and (after a space) a pattern of bits (a mask) is specified, and (after a space) a relative address is specified.

University of Florida, EEL 3744 – File 05



EEL 3744

Other Useful **6812**Instructions

- MOVB, MOVW, TFR, EXG
- PSHD, PSHC, PULD, PULC
- Long branches (same but start with L, e.g., LBEQ)

University of Florida, EEL 3744 – File 05 © Drs. Schwartz & Arroyo

47



EEL 3744

Subroutine Control Instructions for **68HC11**

2: for Direct or Indexed X

3: for Extended or Indexed Y

- BSR (Branch to Subroutine)
 - > General format: BSR offset
 - > Addressing Mode: PC Relative ($-128 \le offset \le 127$)
 - > Description: $(PC) \leftarrow (PC) + 2; \quad ((SP)) \leftarrow (PC_L); \quad (SP) \leftarrow (SP) 1;$

 $((SP)) \leftarrow (PC_H); (SP) \leftarrow (SP) - 1; PC \leftarrow PC + offset$

- JSR (Jump to Subroutine)
 - > General format: JSR address (or label)
 - > Addressing Mode: Direct, Extended, Indexed X, Indexed Y
 - > Description: $(PC) \leftarrow (PC) + 2/3; \checkmark((SP)) \leftarrow (PC_L); (SP) \leftarrow (SP) 1; ((SP)) \leftarrow (PC_H); (SP) \leftarrow (SP) 1; PC \leftarrow addr$
- RTS (Return from Subroutine)
 - > General format: RTS
 - > Addressing Mode: Inherent
 - > Description: $(SP)\leftarrow (SP)+1;$ $(PC_H)\leftarrow ((SP));$ $(SP)\leftarrow (SP)+1;$

 $(PC_L) \leftarrow ((SP))$

University of Florida, EEL 3744 – File 05 © Drs. Schwartz & Arroyo



EEL 3744 Subroutine Control Instructions for **XMEGA**

- call (Call to Subroutine)
 - > General format: call LABEL (or address)
 - > Description: STACK \leftarrow PC+2
 - $SP \leftarrow SP-2$
 - $PC \leftarrow k$ (constant address operand)
- rcall (Relative Call to Subroutine)
 - > General format: reall LABEL (or address)
 - > Description: STACK \leftarrow PC+2
 - $SP \leftarrow SP-2$
 - $PC \leftarrow PC+k+1$ (constant address operand)
- ret (Return from Subroutine)
 - > General format: ret
 - > Description: $PC \leftarrow STACK$ $SP \leftarrow SP+2$

University of Florida, EEL 3744 – File 05 © Drs. Schwartz & Arroyo

49



The End!