Device	Name	Addr ₁₀	Addr ₁₆	Description
				Registers
	ACA_AC0CTRL	896	0x380	Analog Comparator 0 Control
	ACA_AC1CTRL	897	0x381	Analog Comparator 1 Control
4	ACA_ACOMUXCTRL	898	0x382	Analog Comparator 0 MUX Control
tor	ACA_AC1MUXCTRL	899	0x383	Analog Comparator 1 MUX Control
ara	ACA_CTRLA	900	0x384	Control Register A
l duo	ACA_CTRLB	901	0x385	Control Register B
) 8 (C	ACA_WINCTRL	902	0x386	Window Mode Control
Analog Comparator A	ACA_STATUS	903	0x387	Status
⋖			Inte	rrupt Vectors
	ACA_AC0_vect	136	0x88	ACO Interrupt
	ACA_AC1_vect	138	0x8A	AC1 Interrupt
	ACA_ACW_vect	140	0x8C	ACW Window Mode Interrupt
			ı	Registers
	ACB_ACOCTRL	912	0x390	Analog Comparator 0 Control
	ACB_AC1CTRL	913	0x391	Analog Comparator 1 Control
<u> </u>	ACB_ACOMUXCTRL	914	0x392	Analog Comparator 0 MUX Control
ator	ACB_AC1MUXCTRL	915	0x393	Analog Comparator 1 MUX Control
para	ACB_CTRLA	916	0x394	Control Register A
L mo	ACB_CTRLB	917	0x395	Control Register B
0 80	ACB_WINCTRL	918	0x396	Window Mode Control
Analog Comparator B	ACB_STATUS	919	0x397	Status
`				rrupt Vectors
	ACB_AC0_vect	72		ACO Interrupt
	ACB_AC1_vect	74		AC1 Interrupt
	ACB_ACW_vect	76		ACW Window Mode Interrupt
		540		Registers
	ADCA_CTRLA	512		Control Register A
	ADCA_CTRLB	513		Control Register B
	ADCA_REFCTRL	514		Reference Control
	ADCA_EVCTRL	515 516		Event Control
	ADCA_PRESCALER	516 518		Clock Prescaler Interrupt Flags
	ADCA_INTFLAGS	519		,
	ADCA_TEMP ADCA_CAL	524		Temporary Register Calibration Value
	ADCA_CHORES	524 528		Channel 0 Result
	ADCA_CHORES ADCA_CH1RES	530		Channel 1 Result
	ADCA_CHIRES ADCA_CH2RES	532		Channel 2 Result
	ADCA_CH3RES	534		Channel 3 Result
	ADCA_CMP	536		Compare Value
	ADCA_CMP	544		Control Register
	ADCA_CHO_CTRL ADCA_CHO_MUXCTRL	545		MUX Control
		546		
I	ADCA_CHO_INTCTRL	540	UXZZZ	Channel Interrupt Control Register

Device	Name	Addr ₁₀	Addr ₁₆	Description
4	ADCA_CH0_INTFLAGS	547	0x223	Interrupt Flags
ter,	ADCA_CHO_RES	548	0x224	Channel Result
Analog to Digital Converter A	ADCA_CH0_SCAN	550	0x226	Input Channel Scan
S	ADCA_CH1_CTRL	552	0x228	Control Register
gital	ADCA_CH1_MUXCTRL	553	0x229	MUX Control
Ö	ADCA_CH1_INTCTRL	554	0x22A	Channel Interrupt Control Register
og tc	ADCA_CH1_INTFLAGS	555	0x22B	Interrupt Flags
nak	ADCA_CH1_RES	556	0x22C	Channel Result
⋖	ADCA_CH1_SCAN	558	0x22E	Input Channel Scan
	ADCA_CH2_CTRL	560	0x230	Control Register
	ADCA_CH2_MUXCTRL	561	0x231	MUX Control
	ADCA_CH2_INTCTRL	562	0x232	Channel Interrupt Control Register
	ADCA_CH2_INTFLAGS	563	0x233	Interrupt Flags
	ADCA_CH2_RES	564	0x234	Channel Result
	ADCA_CH2_SCAN	566	0x236	Input Channel Scan
	ADCA_CH3_CTRL	568	0x238	Control Register
	ADCA_CH3_MUXCTRL	569	0x239	MUX Control
	ADCA_CH3_INTCTRL	570	0x23A	Channel Interrupt Control Register
	ADCA_CH3_INTFLAGS	571	0x23B	Interrupt Flags
	ADCA_CH3_RES	572	0x23C	Channel Result
	ADCA_CH3_SCAN	574	0x23E	Input Channel Scan
				errupt Vectors
	ADCA_CH0_vect	142		Interrupt 0
	ADCA_CH1_vect	144		Interrupt 1
	ADCA_CH2_vect	146		Interrupt 2
	ADCA_CH3_vect	148	0x94	Interrupt 3
				Registers
	ADCB_CTRLA	576		Control Register A
	ADCB_CTRLB	577		Control Register B
	ADCB_REFCTRL	578		Reference Control
	ADCB_EVCTRL	579		Event Control
	ADCB_PRESCALER	580		Clock Prescaler
	ADCB_INTFLAGS	582		Interrupt Flags
	ADCB_TEMP	583		Temporary Register
	ADCB_CAL	588		Calibration Value
	ADCB_CHORES	592		Channel 0 Result
	ADCB_CH1RES	594		Channel 1 Result
	ADCB_CH2RES	596		Channel 2 Result
	ADCB_CH3RES	598		Channel 3 Result
	ADCB_CMP	600		Compare Value
	ADCB_CH0_CTRL	608		Control Register
	ADCB_CH0_MUXCTRL	609		MUX Control
	ADCB_CHO_INTCTRL	610	0x262	Channel Interrupt Control Register

Device	Name	Addr ₁₀	Addr ₁₆	Description				
m	ADCB_CH0_INTFLAGS	611	0x263	Interrupt Flags				
ter	ADCB_CHO_RES	612	0x264	Channel Result				
lver	ADCB_CH0_SCAN	614	0x266	Input Channel Scan				
Co	ADCB_CH1_CTRL	616	0x268	Control Register				
gital	ADCB_CH1_MUXCTRL	617	0x269	MUX Control				
Dig.	ADCB_CH1_INTCTRL	618	0x26A	Channel Interrupt Control Register				
Analog to Digital Converter B	ADCB_CH1_INTFLAGS	619	0x26B	Interrupt Flags				
nalo	ADCB_CH1_RES	620	0x26C	Channel Result				
₹	ADCB_CH1_SCAN	622	0x26E	Input Channel Scan				
	ADCB_CH2_CTRL	624	0x270	Control Register				
	ADCB_CH2_MUXCTRL	625	0x271	MUX Control				
	ADCB_CH2_INTCTRL	626	0x272	Channel Interrupt Control Register				
	ADCB_CH2_INTFLAGS	627	0x273	Interrupt Flags				
	ADCB_CH2_RES	628	0x274	Channel Result				
	ADCB_CH2_SCAN	630	0x276	Input Channel Scan				
	ADCB_CH3_CTRL	632	0x278	Control Register				
	ADCB_CH3_MUXCTRL	633	0x279	MUX Control				
	ADCB_CH3_INTCTRL	634	0x27A	Channel Interrupt Control Register				
	ADCB_CH3_INTFLAGS	635	0x27B	Interrupt Flags				
	ADCB_CH3_RES	636	0x27C	Channel Result				
	ADCB_CH3_SCAN	638	0x27E	Input Channel Scan				
	Interrupt Vectors							
	ADCB_CH0_vect	78		Interrupt 0				
	ADCB_CH1_vect	80	0x50	Interrupt 1				
	ADCB_CH2_vect	82		Interrupt 2				
	ADCB_CH3_vect	84	0x54	Interrupt 3				
ل ا				Registers				
	AWEXC_CTRL	2176		Control Register				
n P	AWEXC_FDEMASK	2178		Fault Detection Event Mask				
l o	AWEXC_FDCTRL	2179		Fault Detection Control Register				
ensi	AWEXC_STATUS	2180		Status Register				
Ext	AWEXC_STATUSSET	2181		Status Set Register				
l m	AWEXC_DTBOTH	2182		Dead Time Both Sides				
vefc	AWEXC_DTBOTHBUF	2183		Dead Time Both Sides Buffer				
Wa	AWEXC_DTLS	2184		Dead Time Low Side				
Advanced Waveform Extension on Port	AWEXC_DTHS	2185		Dead Time Law Side Puffer				
	AWEXC_DTLISBUF	2186		Dead Time Ligh Side Buffer				
å	AWEXC_DTHSBUF	2187		Dead Time High Side Buffer				
	AWEXC_OUTOVEN	2188	JARKU	Output Override Enable				
<u> </u>	AWEYE CTDI	2600	0~400	Registers Control Pagister				
n on Port E	AWEXE_CTRL	2688		Control Register Fault Detection Event Mask				
on F	AWEXE_FDEMASK	2690		Fault Detection Event Mask				
ءِ ا	AWEXE_FDCTRL	2691	UXA83	Fault Detection Control Register				

Device	Name	Addr ₁₀	Addr ₁₆	Description
nsio	AWEXE_STATUS	2692	0xA84	Status Register
xte	AWEXE_STATUSSET	2693	0xA85	Status Set Register
Advanced Waveform Extensio	AWEXE_DTBOTH	2694	0xA86	Dead Time Both Sides
efor	AWEXE_DTBOTHBUF	2695	0xA87	Dead Time Both Sides Buffer
Vav	AWEXE_DTLS	2696	0xA88	Dead Time Low Side
ed \	AWEXE_DTHS	2697	0xA89	Dead Time High Side
anc	AWEXE_DTLSBUF	2698	0xA8A	Dead Time Low Side Buffer
Adv	AWEXE_DTHSBUF	2699	0xA8B	Dead Time High Side Buffer
	AWEXE_OUTOVEN	2700	0xA8C	Output Override Enable
eck	CRC_CTRL	208	0xD0	Control Register
Cyclic Redundancy Check Generator	CRC_STATUS	209	0xD1	Status Register
ancy	CRC_DATAIN	211	0xD3	Data Input
edundanc	CRC_CHECKSUM0	212	0xD4	Checksum byte 0
Redi	CRC_CHECKSUM1	213	0xD5	Checksum byte 1
<u> ; </u>	CRC_CHECKSUM2	214	0xD6	Checksum byte 2
Š	CRC_CHECKSUM3	215	0xD7	Checksum byte 3
				Registers
tem	CLK_CTRL	64	0x40	Control Register
Syst	CLK_PSCTRL	65	0x41	Prescaler Control Register
Clock System	CLK_LOCK	66	0x42	Lock register
٥	CLK_RTCCTRL	67		RTC Control Register
	CLK_USBCTRL	68	0x44	USB Control Register
Frequency Locked Loop (2MHz)				Registers
/ Loc [2]	DFLLRC2M_CTRL	104		Control Register
Frequency L Loop (2MHz)	DFLLRC2M_CALA	106		Calibration Register A
educ	DFLLRC2M_CALB	107	0x6B	Ţ
Fre	DFLLRC2M_COMP0	108		Oscillator Compare Register 0
Digital L	DFLLRC2M_COMP1	109		Oscillator Compare Register 1
	DFLLRC2M_COMP2	110	0x6E	Oscillator Compare Register 2
Digital Frequency Locked Loop (32MHz)	DELL DOZZA A CTD:	2.5	0.55	Registers
y Lo	DFLLRC32M_CTRL	96	0x60	Control Register
l Frequency Lo Loop (32MHz)	DFLLRC32M_CALA	98		Calibration Register A
equ p (3	DFLLRC32M_CALB	99		Calibration Register B
Loo	DFLLRC32M_COMP0	100		Oscillator Compare Register 0
igita	DFLLRC32M_COMP1	101	0x65	
	DFLLRC32M_COMP2	102	Ux66	Oscillator Compare Register 2
	CDIT CCD		024	Registers Configuration Change Protection
	CPU_CCP	52	0x34	Configuration Change Protection
s	CPU_RAMPD	56	0x38	·
ster	CPU_RAMPX	57		Ramp X
CPU Registers	CPU_RAMPY	58		Ramp Y
J J	CPU_RAMPZ	59		Ramp Z
ت ا	CPU_EIND	60	0x3C	Extended Indirect Jump

Device	Name	Addr ₁₀	Addr ₁₆	Description				
	CPU_SPL	61	0x3D	Stack Pointer Low				
	CPU_SPH	62	0x3E	Stack Pointer High				
	CPU_SREG	63	0x3F	Status Register				
	Registers							
	DACA_CTRLA	768	0x300	Control Register A				
٧	DACA_CTRLB	769	0x301	Control Register B				
Digital to Analog Converter A	DACA_CTRLC	770	0x302	Control Register C				
nve	DACA_EVCTRL	771	0x303	Event Input Control				
8	DACA_TIMCTRL	772	0x304	Timing Control				
alog	DACA_STATUS	773	0x305	Status				
An C	DACA_CH0GAINCAL	776	0x308	Gain Calibration				
al tc	DACA_CH0OFFSETCAL	777		Offset Calibration				
)igit	DACA_CH1GAINCAL	778	0x30A	Gain Calibration				
	DACA_CH1OFFSETCAL	779	0x30B	Offset Calibration				
	DACA_CH0DATA	792	0x318	Channel 0 Data				
	DACA_CH1DATA	794	0x31A	Channel 1 Data				
				Registers				
	DACB_CTRLA	800	0x320	Control Register A				
<u> </u>	DACB_CTRLB	801	0x321	Control Register B				
rter	DACB_CTRLC	802		Control Register C				
nve	DACB_EVCTRL	803		Event Input Control				
Digital to Analog Converter B	DACB_TIMCTRL	804		Timing Control				
nalo	DACB_STATUS	805		Status				
o Ar	DACB_CH0GAINCAL	808		Gain Calibration				
talt	DACB_CH0OFFSETCAL	809		Offset Calibration				
Digi	DACB_CH1GAINCAL	810		Gain Calibration				
	DACB_CH1OFFSETCAL	811		Offset Calibration				
	DACB_CHODATA	824		Channel 0 Data				
	DACB_CH1DATA	826		Channel 1 Data				
				Registers				
	DMA_CTRL	256		Control				
	DMA_INTFLAGS	259		Transfer Interrupt Status				
	DMA_STATUS	260		Status				
	DMA_TEMP	262		Temporary Register For 1624-bit Access				
	DMA_CHO_CTRLA	272		Channel Control				
	DMA_CHO_CTRLB	273		Channel Control				
	DMA_CHO_ADDRCTRL	274		Address Control				
	DMA_CHO_TRIGSRC	275		Channel Trigger Source				
	DMA_CHO_TRFCNT	276		Channel Boxest Count				
	DMA_CHO_REPCNT	278		Channel Repeat Count				
	DMA_CHO_SRCADDRO	280		Channel Source Address 0				
	DMA_CH0_SRCADDR1	281		Channel Source Address 1				
	DMA_CH0_SRCADDR2	282	0x11A	Channel Source Address 2				

Device	Name	Addr ₁₀	Addr ₁₆	Description
	DMA_CH0_DESTADDR0	284	0x11C	Channel Destination Address 0
	DMA_CH0_DESTADDR1	285	0x11D	Channel Destination Address 1
	DMA_CH0_DESTADDR2	286	0x11E	Channel Destination Address 2
	DMA_CH1_CTRLA	288	0x120	Channel Control
	DMA_CH1_CTRLB	289	0x121	Channel Control
	DMA_CH1_ADDRCTRL	290	0x122	Address Control
	DMA_CH1_TRIGSRC	291	0x123	Channel Trigger Source
	DMA_CH1_TRFCNT	292	0x124	Channel Block Transfer Count
	DMA_CH1_REPCNT	294	0x126	Channel Repeat Count
	DMA_CH1_SRCADDR0	296	0x128	Channel Source Address 0
	DMA_CH1_SRCADDR1	297	0x129	Channel Source Address 1
	DMA_CH1_SRCADDR2	298	0x12A	Channel Source Address 2
_	DMA_CH1_DESTADDR0	300	0x12C	Channel Destination Address 0
DMA Controller	DMA_CH1_DESTADDR1	301	0x12D	Channel Destination Address 1
ontr	DMA_CH1_DESTADDR2	302	0x12E	Channel Destination Address 2
A C	DMA_CH2_CTRLA	304	0x130	Channel Control
M	DMA_CH2_CTRLB	305	0x131	Channel Control
	DMA_CH2_ADDRCTRL	306	0x132	Address Control
	DMA_CH2_TRIGSRC	307	0x133	Channel Trigger Source
	DMA_CH2_TRFCNT	308	0x134	Channel Block Transfer Count
	DMA_CH2_REPCNT	310	0x136	Channel Repeat Count
	DMA_CH2_SRCADDR0	312	0x138	Channel Source Address 0
	DMA_CH2_SRCADDR1	313	0x139	Channel Source Address 1
	DMA_CH2_SRCADDR2	314	0x13A	Channel Source Address 2
	DMA_CH2_DESTADDR0	316	0x13C	Channel Destination Address 0
	DMA_CH2_DESTADDR1	317	0x13D	Channel Destination Address 1
	DMA_CH2_DESTADDR2	318	0x13E	Channel Destination Address 2
	DMA_CH3_CTRLA	320	0x140	Channel Control
	DMA_CH3_CTRLB	321	0x141	Channel Control
	DMA_CH3_ADDRCTRL	322	0x142	Address Control
	DMA_CH3_TRIGSRC	323	0x143	Channel Trigger Source
	DMA_CH3_TRFCNT	324	0x144	Channel Block Transfer Count
	DMA_CH3_REPCNT	326	0x146	Channel Repeat Count
	DMA_CH3_SRCADDR0	328	0x148	Channel Source Address 0
	DMA_CH3_SRCADDR1	329	0x149	Channel Source Address 1
	DMA_CH3_SRCADDR2	330		Channel Source Address 2
	DMA_CH3_DESTADDR0	332	0x14C	Channel Destination Address 0
	DMA_CH3_DESTADDR1	333	0x14D	Channel Destination Address 1
	DMA_CH3_DESTADDR2	334		Channel Destination Address 2
		1		rrupt Vectors
	DMA_CH0_vect	12		Channel 0 Interrupt
	DMA_CH1_vect	14		Channel 1 Interrupt
	DMA_CH2_vect	16	0x10	Channel 2 Interrupt

ATxmega128A1U

Device	Name	Addr ₁₀	Addr ₁₆	Description
	DMA_CH3_vect	18	0x12	Channel 3 Interrupt
				Registers
	EVSYS_CH0MUX	384	0x180	Event Channel 0 Multiplexer
	EVSYS_CH1MUX	385	0x181	Event Channel 1 Multiplexer
	EVSYS_CH2MUX	386	0x182	Event Channel 2 Multiplexer
	EVSYS_CH3MUX	387	0x183	Event Channel 3 Multiplexer
	EVSYS_CH4MUX	388	0x184	Event Channel 4 Multiplexer
	EVSYS_CH5MUX	389	0x185	Event Channel 5 Multiplexer
۶	EVSYS_CH6MUX	390	0x186	Event Channel 6 Multiplexer
Event System	EVSYS_CH7MUX	391	0x187	Event Channel 7 Multiplexer
it Sy	EVSYS_CHOCTRL	392	0x188	Channel 0 Control Register
iven	EVSYS_CH1CTRL	393	0x189	Channel 1 Control Register
	EVSYS_CH2CTRL	394	0x18A	Channel 2 Control Register
	EVSYS_CH3CTRL	395	0x18B	Channel 3 Control Register
	EVSYS_CH4CTRL	396	0x18C	Channel 4 Control Register
	EVSYS_CH5CTRL	397	0x18D	Channel 5 Control Register
	EVSYS_CH6CTRL	398	0x18E	Channel 6 Control Register
	EVSYS_CH7CTRL	399	0x18F	Channel 7 Control Register
	EVSYS_STROBE	400		Event Strobe
	EVSYS_DATA	401	0x191	Event Data
		1		Registers
	EBI_CTRL	1088		Control
	EBI_SDRAMCTRLA	1089		SDRAM Control Register A
	EBI_REFRESH	1092		SDRAM Refresh Period
	EBI_INITDLY	1094		SDRAM Initialization Delay
=	EBI_SDRAMCTRLB	1096		SDRAM Control Register B
(EBI)	EBI_SDRAMCTRLC	1097		SDRAM Control Register C
face	EBI_CSO_CTRLA	1104		Chip Select Control Register A
ıteri	EBI_CSO_CTRLB	1105		Chip Select Control Register B
External Bus Interface	EBI_CSO_BASEADDR	1106		Chip Select Base Address
a B	EBI_CS1_CTRLA	1108		Chip Select Control Register A
ern	EBI_CS1_CTRLB	1109		Chip Select Control Register B
EX	EBI_CS1_BASEADDR	1110		Chip Select Base Address
	EBI_CS2_CTRLA	1112		Chip Select Control Register A
	EBI_CS2_CTRLB	1113		Chip Select Control Register B
	EBI_CS2_BASEADDR	1114		Chip Select Base Address
	EBI_CS3_CTRLA	1116		Chip Select Control Register A
	EBI_CS3_CTRLB	1117		Chip Select Control Register B
	EBI_CS3_BASEADDR	1118		Chip Select Base Address
tion (LUDECC CEDIA	2400		Registers
Solu Solu	HIRESC_CTRLA	2192	0x890	_
gh Resolution Extension	HIRESD_CTRLA	2448		Control Register
l mg	HIRESE_CTRLA	2704	UXA90	Control Register

Device	Name	Addr ₁₀	Addr ₁₆	Description
Ξ̈́	HIRESF_CTRLA	2960	0xB90	Control Register
				Registers
IR Com. Module	IRCOM_CTRL	2296	0x8F8	Control Register
IR C	IRCOM_TXPLCTRL	2297	0x8F9	IrDA Transmitter Pulse Length Control Register
	IRCOM_RXPLCTRL	2298	0x8FA	IrDA Receiver Pulse Length Control Register
				Registers
	MCU_DEVID0	144	0x90	Device ID byte 0
	MCU_DEVID1	145	0x91	Device ID byte 1
tro	MCU_DEVID2	146	0x92	Device ID byte 2
MCU Control	MCU_REVID	147	0x93	Revision ID
5	MCU_JTAGUID	148	0x94	JTAG User ID
Σ	MCU_MCUCR	150	0x96	MCU Control
	MCU_ANAINIT	151	0x97	Analog Startup Delay
	MCU_EVSYSLOCK	152		Event System Lock
	MCU_AWEXLOCK	153	0x99	AWEX Lock
		I .		Registers
	NVM_ADDR0	448		Address Register 0
	NVM_ADDR1	449	0x1C1	Address Register 1
	NVM_ADDR2	450		Address Register 2
	NVM_DATA0	452		Data Register 0
Non-Volatile Memory	NVM_DATA1	453		Data Register 1
Men	NVM_DATA2	454		Data Register 2
tile	NVM_CMD	458		Command
/ola	NVM_CTRLA	459		Control Register A
-uc	NVM_CTRLB	460		Control Register B
ž	NVM_INTCTRL	461		Interrupt Control
	NVM_STATUS	463		Status
	NVM_LOCKBITS	464		Lock Bits
	N. 44 . 55	6.4		rrupt Vectors
	NVM_EE_vect	64		EE Interrupt
	NVM_SPM_vect	66	UX42	SPM Interrupt
	OSC CTDI	90	٥٧٢٥	Registers Control Register
	OSC_CTRL	80		Control Register Status Register
lo	OSC_STATUS	81		
Oscillator Control	OSC_XOSCEAU	82 92		External Oscillator Control Register Oscillator Failure Detection Register
[or 6	OSC_XOSCFAIL	83 94		Oscillator Failure Detection Register
cillat	OSC_RC32KCAL	84 85		32.768 kHz Internal Oscillator Calibration Register
)so	OSC_PLLCTRL	85 86		PLL Control Register
	OSC_DFLLCTRL	86		DFLL Control Register rrupt Vectors
	OSC_OSCF_vect	2		Oscillator Failure Interrupt (NMI)
	OSC_OSCI_VECT		UXZ	
<u> </u>				Registers

Device	Name	Addr ₁₀	Addr ₁₆	Description
atic	PORTCFG_MPCMASK	176	0xB0	Multi-pin Configuration Mask
Port Configuratic	PORTCFG_VPCTRLA	178	0xB2	Virtual Port Control Register A
onfi	PORTCFG_VPCTRLB	179	0xB3	Virtual Port Control Register B
	PORTCFG_CLKEVOUT	180	0xB4	Clock and Event Out Register
Ь	PORTCFG_EVOUTSEL	182	0xB6	Event Output Select
				Registers
	PORTA_DIR	1536	0x600	IO Port Data Direction
	PORTA_DIRSET	1537	0x601	IO Port Data Direction Set
	PORTA_DIRCLR	1538	0x602	IO Port Data Direction Clear
	PORTA_DIRTGL	1539	0x603	IO Port Data Direction Toggle
	PORTA_OUT	1540	0x604	IO Port Output
	PORTA_OUTSET	1541	0x605	IO Port Output Set
	PORTA_OUTCLR	1542	0x606	IO Port Output Clear
	PORTA_OUTTGL	1543	0x607	IO Port Output Toggle
	PORTA_IN	1544	0x608	IO port Input
	PORTA_INTCTRL	1545	0x609	Interrupt Control Register
	PORTA_INTOMASK	1546	0x60A	Port Interrupt 0 Mask
PORT A	PORTA_INT1MASK	1547	0x60B	Port Interrupt 1 Mask
<u> </u>	PORTA_INTFLAGS	1548	0x60C	Interrupt Flag Register
	PORTA_REMAP	1550	0x60E	IO Port Pin Remap Register
	PORTA_PINOCTRL	1552	0x610	Pin 0 Control Register
	PORTA_PIN1CTRL	1553	0x611	Pin 1 Control Register
	PORTA_PIN2CTRL	1554	0x612	Pin 2 Control Register
	PORTA_PIN3CTRL	1555	0x613	Pin 3 Control Register
	PORTA_PIN4CTRL	1556	0x614	Pin 4 Control Register
	PORTA_PIN5CTRL	1557		Pin 5 Control Register
	PORTA_PIN6CTRL	1558		Pin 6 Control Register
	PORTA_PIN7CTRL	1559		Pin 7 Control Register
				rrupt Vectors
	PORTA_INT0_vect	132		External Interrupt 0
	PORTA_INT1_vect	134		External Interrupt 1
	DODTO DID	4=55		Registers
	PORTB_DIR	1568		IO Port Data Direction
	PORTB_DIRSET	1569		IO Port Data Direction Set
	PORTB_DIRCLR	1570		IO Port Data Direction Clear
	PORTB_DIRTGL	1571		IO Port Data Direction Toggle
	PORTB_OUT	1572		IO Port Output
	PORTB_OUTSET	1573		IO Port Output Set
	PORTB_OUTCLR	1574		IO Port Output Clear
	PORTB_OUTTGL	1575		IO Port Output Toggle
	PORTB_IN	1576		IO port Input
	PORTB_INTCTRL	1577		Interrupt Control Register
	PORTB_INTOMASK	1578	Ux62A	Port Interrupt 0 Mask

Device	Name	Addr ₁₀	Addr ₁₆	Description			
В .	PORTB_INT1MASK	1579	0x62B	Port Interrupt 1 Mask			
PORT B	PORTB_INTFLAGS	1580		Interrupt Flag Register			
	PORTB REMAP	1582		IO Port Pin Remap Register			
	PORTB_PIN0CTRL	1584		Pin 0 Control Register			
	PORTB_PIN1CTRL	1585		Pin 1 Control Register			
	PORTB_PIN2CTRL	1586		Pin 2 Control Register			
	PORTB_PIN3CTRL	1587		Pin 3 Control Register			
	PORTB_PIN4CTRL	1588		Pin 4 Control Register			
	PORTB_PIN5CTRL	1589	0x635	Pin 5 Control Register			
	PORTB_PIN6CTRL	1590	0x636	Pin 6 Control Register			
	PORTB_PIN7CTRL	1591	0x637	Pin 7 Control Register			
	Interrupt Vectors						
	PORTB_INT0_vect	68	0x44	External Interrupt 0			
	PORTB_INT1_vect	70	0x46	External Interrupt 1			
				Registers			
	PORTC_DIR	1600	0x640	IO Port Data Direction			
	PORTC_DIRSET	1601	0x641	IO Port Data Direction Set			
	PORTC_DIRCLR	1602	0x642	IO Port Data Direction Clear			
	PORTC_DIRTGL	1603	0x643	IO Port Data Direction Toggle			
	PORTC_OUT	1604	0x644	IO Port Output			
	PORTC_OUTSET	1605	0x645	IO Port Output Set			
	PORTC_OUTCLR	1606	0x646	IO Port Output Clear			
	PORTC_OUTTGL	1607	0x647	IO Port Output Toggle			
	PORTC_IN	1608	0x648	IO port Input			
	PORTC_INTCTRL	1609	0x649	Interrupt Control Register			
	PORTC_INTOMASK	1610	0x64A	Port Interrupt 0 Mask			
RTC	PORTC_INT1MASK	1611	0x64B	Port Interrupt 1 Mask			
Po	PORTC_INTFLAGS	1612	0x64C	Interrupt Flag Register			
	PORTC_REMAP	1614	0x64E	IO Port Pin Remap Register			
	PORTC_PINOCTRL	1616	0x650	Pin 0 Control Register			
	PORTC_PIN1CTRL	1617	0x651	Pin 1 Control Register			
	PORTC_PIN2CTRL	1618	0x652	Pin 2 Control Register			
	PORTC_PIN3CTRL	1619	0x653	Pin 3 Control Register			
	PORTC_PIN4CTRL	1620	0x654	Pin 4 Control Register			
	PORTC_PIN5CTRL	1621	0x655	Pin 5 Control Register			
	PORTC_PIN6CTRL	1622	0x656	Pin 6 Control Register			
	PORTC_PIN7CTRL	1623	0x657	Pin 7 Control Register			
				rrupt Vectors			
	PORTC_INT0_vect	4		External Interrupt 0			
	PORTC_INT1_vect	6	0x6	External Interrupt 1			
				Registers			
	PORTD_DIR	1632		IO Port Data Direction			
	PORTD_DIRSET	1633	0x661	IO Port Data Direction Set			

Device	Name	Addr ₁₀	Addr ₁₆	Description
	PORTD_DIRCLR	1634	0x662	IO Port Data Direction Clear
	PORTD_DIRTGL	1635	0x663	IO Port Data Direction Toggle
	PORTD_OUT	1636	0x664	IO Port Output
	PORTD_OUTSET	1637	0x665	IO Port Output Set
	PORTD_OUTCLR	1638	0x666	IO Port Output Clear
	PORTD_OUTTGL	1639	0x667	IO Port Output Toggle
	PORTD_IN	1640	0x668	IO port Input
	PORTD_INTCTRL	1641	0x669	Interrupt Control Register
	PORTD_INTOMASK	1642	0x66A	Port Interrupt 0 Mask
PORT D	PORTD_INT1MASK	1643	0x66B	Port Interrupt 1 Mask
Pog	PORTD_INTFLAGS	1644	0x66C	Interrupt Flag Register
	PORTD_REMAP	1646	0x66E	IO Port Pin Remap Register
	PORTD_PINOCTRL	1648	0x670	Pin 0 Control Register
	PORTD_PIN1CTRL	1649	0x671	Pin 1 Control Register
	PORTD_PIN2CTRL	1650	0x672	Pin 2 Control Register
	PORTD_PIN3CTRL	1651	0x673	Pin 3 Control Register
	PORTD_PIN4CTRL	1652	0x674	Pin 4 Control Register
	PORTD_PIN5CTRL	1653	0x675	Pin 5 Control Register
	PORTD_PIN6CTRL	1654	0x676	Pin 6 Control Register
	PORTD_PIN7CTRL	1655	0x677	Pin 7 Control Register
			Inte	rrupt Vectors
	PORTD_INTO_vect	128	0x80	External Interrupt 0
	PORTD_INT1_vect	130	0x82	External Interrupt 1
				Registers
	PORTE_DIR	1664		IO Port Data Direction
	PORTE_DIRSET	1665		IO Port Data Direction Set
	PORTE_DIRCLR	1666		IO Port Data Direction Clear
	PORTE_DIRTGL	1667		IO Port Data Direction Toggle
	PORTE_OUT	1668		IO Port Output
	PORTE_OUTSET	1669		IO Port Output Set
	PORTE_OUTCLR	1670		IO Port Output Clear
	PORTE_OUTTGL	1671		IO Port Output Toggle
	PORTE_IN	1672		IO port Input
	PORTE_INTCTRL	1673		Interrupt Control Register
ш	PORTE_INTOMASK	1674		Port Interrupt 0 Mask
PORT E	PORTE_INT1MASK	1675		Port Interrupt 1 Mask
PO	PORTE_INTFLAGS	1676		Interrupt Flag Register
	PORTE_REMAP	1678		IO Port Pin Remap Register
	PORTE_PINOCTRL	1680		Pin 0 Control Register
	PORTE_PIN1CTRL	1681		Pin 1 Control Register
	PORTE_PIN2CTRL	1682		Pin 2 Control Register
	PORTE_PIN3CTRL	1683		Pin 3 Control Register
	PORTE_PIN4CTRL	1684	0x694	Pin 4 Control Register

Device	Name	Addr ₁₀	Addr ₁₆	Description					
	PORTE_PIN5CTRL	1685	0x695	Pin 5 Control Register					
	PORTE_PIN6CTRL	1686	0x696	Pin 6 Control Register					
	PORTE_PIN7CTRL	1687	0x697	Pin 7 Control Register					
	Interrupt Vectors								
	PORTE_INTO_vect	86	0x56	External Interrupt 0					
	PORTE_INT1_vect	88	0x58	External Interrupt 1					
				Registers					
	PORTF_DIR	1696	0x6A0	IO Port Data Direction					
	PORTF_DIRSET	1697	0x6A1	IO Port Data Direction Set					
	PORTF_DIRCLR	1698	0x6A2	IO Port Data Direction Clear					
	PORTF_DIRTGL	1699	0x6A3	IO Port Data Direction Toggle					
	PORTF_OUT	1700	0x6A4	IO Port Output					
	PORTF_OUTSET	1701	0x6A5	IO Port Output Set					
	PORTF_OUTCLR	1702	0x6A6	IO Port Output Clear					
	PORTF_OUTTGL	1703	0x6A7	IO Port Output Toggle					
	PORTF_IN	1704	0x6A8	IO port Input					
	PORTF_INTCTRL	1705	0x6A9	Interrupt Control Register					
l	PORTF_INTOMASK	1706	0x6AA	Port Interrupt 0 Mask					
PORT F	PORTF_INT1MASK	1707	0x6AB	Port Interrupt 1 Mask					
8	PORTF_INTFLAGS	1708		Interrupt Flag Register					
	PORTF_REMAP	1710	0x6AE	IO Port Pin Remap Register					
	PORTF_PIN0CTRL	1712		Pin 0 Control Register					
	PORTF_PIN1CTRL	1713		Pin 1 Control Register					
	PORTF_PIN2CTRL	1714		Pin 2 Control Register					
	PORTF_PIN3CTRL	1715		Pin 3 Control Register					
	PORTF_PIN4CTRL	1716		Pin 4 Control Register					
	PORTF_PIN5CTRL	1717		Pin 5 Control Register					
	PORTF_PIN6CTRL	1718		Pin 6 Control Register					
	PORTF_PIN7CTRL	1719		Pin 7 Control Register					
				errupt Vectors					
	PORTF_INTO_vect	208		External Interrupt 0					
	PORTF_INT1_vect	210	0xD2	External Interrupt 1					
	DODTH DID	47.55	0.555	Registers					
	PORTH_DIR	1760		IO Port Data Direction					
	PORTH_DIRSET	1761		IO Port Data Direction Set					
	PORTH_DIRCLR	1762		IO Port Data Direction Clear					
	PORTH_DIRTGL	1763		IO Port Data Direction Toggle					
	PORTH_OUT	1764		IO Port Output					
	PORTH_OUTSET	1765		IO Port Output Set					
	PORTH_OUTCL	1766		IO Port Output Clear					
	PORTH_OUTTGL	1767		IO Port Output Toggle					
	PORTH_IN	1768		IO port Input					
I	PORTH_INTCTRL	1769	UX6E9	Interrupt Control Register					

Device	Name	Addr ₁₀	Addr ₁₆	Description
	PORTH_INTOMASK	1770	0x6EA	Port Interrupt 0 Mask
I	PORTH_INT1MASK	1771	0x6EB	Port Interrupt 1 Mask
PORT H	PORTH_INTFLAGS	1772	0x6EC	Interrupt Flag Register
	PORTH_REMAP	1774	0x6EE	IO Port Pin Remap Register
	PORTH_PINOCTRL	1776	0x6F0	Pin 0 Control Register
	PORTH_PIN1CTRL	1777	0x6F1	Pin 1 Control Register
	PORTH_PIN2CTRL	1778	0x6F2	Pin 2 Control Register
	PORTH_PIN3CTRL	1779	0x6F3	Pin 3 Control Register
	PORTH_PIN4CTRL	1780	0x6F4	Pin 4 Control Register
	PORTH_PIN5CTRL	1781	0x6F5	Pin 5 Control Register
	PORTH_PIN6CTRL	1782	0x6F6	Pin 6 Control Register
	PORTH_PIN7CTRL	1783	0x6F7	Pin 7 Control Register
			Inte	rrupt Vectors
	PORTH_INTO_vect	192	0xC0	External Interrupt 0
	PORTH_INT1_vect	194	0xC2	External Interrupt 1
				Registers
	PORTJ_DIR	1792	0x700	IO Port Data Direction
	PORTJ_DIRSET	1793	0x701	IO Port Data Direction Set
	PORTJ_DIRCLR	1794	0x702	IO Port Data Direction Clear
	PORTJ_DIRTGL	1795	0x703	IO Port Data Direction Toggle
	PORTJ_OUT	1796	0x704	IO Port Output
	PORTJ_OUTSET	1797	0x705	IO Port Output Set
	PORTJ_OUTCLR	1798		IO Port Output Clear
	PORTJ_OUTTGL	1799		IO Port Output Toggle
	PORTJ_IN	1800		IO port Input
	PORTJ_INTCTRL	1801		Interrupt Control Register
_	PORTJ_INTOMASK	1802		Port Interrupt 0 Mask
PORT J	PORTJ_INT1MASK	1803		Port Interrupt 1 Mask
2	PORTJ_INTFLAGS	1804		Interrupt Flag Register
	PORTJ_REMAP	1806		IO Port Pin Remap Register
	PORTJ_PINOCTRL	1808		Pin 0 Control Register
	PORTJ_PIN1CTRL	1809		Pin 1 Control Register
	PORTJ_PIN2CTRL	1810		Pin 2 Control Register
	PORTJ_PIN3CTRL	1811		Pin 3 Control Register
	PORTJ_PIN4CTRL	1812		Pin 4 Control Register
	PORTJ_PIN5CTRL	1813		Pin 5 Control Register
	PORTJ_PIN6CTRL	1814		Pin 6 Control Register
	PORTJ_PIN7CTRL	1815	0x717	•
	DORTI INTO voct	196		rrupt Vectors
	PORTJ_INT0_vect PORTJ_INT1_vect	198		External Interrupt 0 External Interrupt 1
	LOVIT INIT AGE	198	UXCO	
	DODTK DID	1024	0.730	Registers
I	PORTK_DIR	1824	UX/20	IO Port Data Direction

Device	Name	Addr ₁₀	Addr ₁₆	Description
	PORTK_DIRSET	1825	0x721	IO Port Data Direction Set
	PORTK_DIRCLR	1826	0x722	IO Port Data Direction Clear
	PORTK_DIRTGL	1827	0x723	IO Port Data Direction Toggle
	PORTK_OUT	1828	0x724	IO Port Output
	PORTK_OUTSET	1829	0x725	IO Port Output Set
	PORTK_OUTCLR	1830	0x726	IO Port Output Clear
	PORTK_OUTTGL	1831	0x727	IO Port Output Toggle
	PORTK_IN	1832	0x728	IO port Input
	PORTK_INTCTRL	1833	0x729	Interrupt Control Register
	PORTK_INTOMASK	1834	0x72A	Port Interrupt 0 Mask
ΤX	PORTK_INT1MASK	1835	0x72B	Port Interrupt 1 Mask
PORT K	PORTK_INTFLAGS	1836	0x72C	Interrupt Flag Register
	PORTK_REMAP	1838	0x72E	IO Port Pin Remap Register
	PORTK_PINOCTRL	1840	0x730	Pin 0 Control Register
	PORTK_PIN1CTRL	1841	0x731	Pin 1 Control Register
	PORTK_PIN2CTRL	1842	0x732	Pin 2 Control Register
	PORTK_PIN3CTRL	1843	0x733	Pin 3 Control Register
	PORTK_PIN4CTRL	1844	0x734	Pin 4 Control Register
	PORTK_PIN5CTRL	1845	0x735	Pin 5 Control Register
	PORTK_PIN6CTRL	1846	0x736	Pin 6 Control Register
	PORTK_PIN7CTRL	1847	0x737	Pin 7 Control Register
			Inte	rrupt Vectors
	PORTK_INTO_vect	200	0xC8	External Interrupt 0
	PORTK_INT1_vect	202	0xCA	External Interrupt 1
				Registers
	PORTQ_DIR	1984		IO Port Data Direction
	PORTQ_DIRSET	1985		IO Port Data Direction Set
	PORTQ_DIRCLR	1986		IO Port Data Direction Clear
	PORTQ_DIRTGL	1987		IO Port Data Direction Toggle
	PORTQ_OUT	1988	0x7C4	IO Port Output
	PORTQ_OUTSET	1989		IO Port Output Set
	PORTQ_OUTCLR	1990		IO Port Output Clear
	PORTQ_OUTTGL	1991		IO Port Output Toggle
	PORTQ_IN	1992		IO port Input
	PORTQ_INTCTRL	1993		Interrupt Control Register
~	PORTQ_INTOMASK	1994		Port Interrupt 0 Mask
PORT Q	PORTQ_INT1MASK	1995		Port Interrupt 1 Mask
9	PORTQ_INTFLAGS	1996		Interrupt Flag Register
	PORTQ_REMAP	1998		IO Port Pin Remap Register
	PORTQ_PINOCTRL	2000		Pin 0 Control Register
	PORTQ_PIN1CTRL	2001		Pin 1 Control Register
	PORTQ_PIN2CTRL	2002		Pin 2 Control Register
	PORTQ_PIN3CTRL	2003	0x7D3	Pin 3 Control Register

Device	Name	Addr ₁₀	Addr ₁₆	Description			
	PORTQ_PIN4CTRL	2004	0x7D4	Pin 4 Control Register			
	PORTQ_PIN5CTRL	2005	0x7D5	Pin 5 Control Register			
	PORTQ_PIN6CTRL	2006	0x7D6	Pin 6 Control Register			
	PORTQ_PIN7CTRL	2007	0x7D7	Pin 7 Control Register			
		Interrupt Vectors					
	PORTQ_INT0_vect	188	0xBC	External Interrupt 0			
	PORTQ_INT1_vect	190	0xBE	External Interrupt 1			
				Registers			
	PORTR_DIR	2016	0x7E0	IO Port Data Direction			
	PORTR_DIRSET	2017	0x7E1	IO Port Data Direction Set			
	PORTR_DIRCLR	2018	0x7E2	IO Port Data Direction Clear			
	PORTR_DIRTGL	2019	0x7E3	IO Port Data Direction Toggle			
	PORTR_OUT	2020	0x7E4	IO Port Output			
	PORTR_OUTSET	2021	0x7E5	IO Port Output Set			
	PORTR_OUTCLR	2022	0x7E6	IO Port Output Clear			
	PORTR_OUTTGL	2023	0x7E7	IO Port Output Toggle			
	PORTR_IN	2024	0x7E8	IO port Input			
	PORTR_INTCTRL	2025	0x7E9	Interrupt Control Register			
	PORTR_INTOMASK	2026	0x7EA	Port Interrupt 0 Mask			
PORT R	PORTR_INT1MASK	2027	0x7EB	Port Interrupt 1 Mask			
POR	PORTR_INTFLAGS	2028	0x7EC	Interrupt Flag Register			
	PORTR_REMAP	2030	0x7EE	IO Port Pin Remap Register			
	PORTR_PINOCTRL	2032	0x7F0	Pin 0 Control Register			
	PORTR_PIN1CTRL	2033	0x7F1	Pin 1 Control Register			
	PORTR_PIN2CTRL	2034	0x7F2	Pin 2 Control Register			
	PORTR_PIN3CTRL	2035	0x7F3	Pin 3 Control Register			
	PORTR_PIN4CTRL	2036	0x7F4	Pin 4 Control Register			
	PORTR_PIN5CTRL	2037	0x7F5	Pin 5 Control Register			
	PORTR_PIN6CTRL	2038	0x7F6	Pin 6 Control Register			
	PORTR_PIN7CTRL	2039	0x7F7	Pin 7 Control Register			
			Inte	rrupt Vectors			
	PORTR_INTO_vect	8	8x0	External Interrupt 0			
	PORTR_INT1_vect	10	0xA	External Interrupt 1			
				Registers			
PMIC	PMIC_STATUS	160	0xA0	Status Register			
_ €	PMIC_INTPRI	161	0xA1	Interrupt Priority			
	PMIC_CTRL	162	0xA2	Control Register			
				Registers			
Ē	PR_PRGEN	112	0x70	General Power Reduction			
ctio	PR_PRPA	113	0x71	Power Reduction Port A			
edu	PR_PRPB	114	0x72	Power Reduction Port B			
ower Reduction	PR_PRPC	115	0x73	Power Reduction Port C			
Š	PR_PRPD	116	0x74	Power Reduction Port D			

Device	Name	Addr ₁₀	Addr ₁₆	Description
G.	PR_PRPE	117		Power Reduction Port E
	PR_PRPF	118		Power Reduction Port F
				Registers
Reset Cont.	RST_STATUS	120	0x78	Status Register
W 0	RST_CTRL	121	0x79	Control Register
				Registers
	RTC_CTRL	1024	0x400	Control Register
	RTC_STATUS	1025	0x401	Status Register
	RTC_INTCTRL	1026	0x402	Interrupt Control Register
Real Time Clock	RTC_INTFLAGS	1027	0x403	Interrupt Flags
le C	RTC_TEMP	1028	0x404	Temporary register
<u>=</u>	RTC_CNT	1032	0x408	Count Register
Real	RTC_PER	1034	0x40A	Period Register
	RTC_COMP	1036	0x40C	Compare Register
			Inte	rrupt Vectors
	RTC_COMP_vect	22	0x16	Compare Interrupt
	RTC_OVF_vect	20	0x14	Overflow Interrupt
		1		Registers
la .	SPIC_CTRL	2240	0x8C0	Control Register
iphe ce C	SPIC_INTCTRL	2241	0x8C1	Interrupt Control Register
ial Periphe Interface C	SPIC_STATUS	2242	0x8C2	Status Register
Serial Peripheral Interface C	SPIC_DATA	2243	0x8C3	Data Register
%		1		rrupt Vectors
	SPIC_INT_vect	48	0x30	SPI Interrupt
		I I		Registers
pheral ce D	SPID_CTRL	2496		Control Register
	SPID_INTCTRL	2497		Interrupt Control Register
ial Peri Interfac	SPID_STATUS	2498		Status Register
Serial Peri Interfa	SPID_DATA	2499		Data Register
×				rrupt Vectors
	SPID_INT_vect	174	0xAE	SPI Interrupt
_				Registers
eral E	SPIE_CTRL	2752		Control Register
riph ace	SPIE_INTCTRL	2753		Interrupt Control Register
ial Periphe Interface E	SPIE_STATUS	2754		Status Register
Serial Peripheral Interface E	SPIE_DATA	2755		Data Register
S	CDIE INT work	444		rrupt Vectors
	SPIE_INT_vect	114	UX/2	SPI Interrupt
_	CDIE CTDI	2000		Registers Control Register
Peripheral erface F	SPIF_CTRL	3008		Control Register
Peripher rface F	SPIF_INTCTRL	3009		Interrupt Control Register
I S ž	SPIF_STATUS	3010		Status Register

Device	Name	Addr ₁₀	Addr ₁₆	Description	
ial Inte	SPIF_DATA	3011		Data Register	
Serial			Inte		
	SPIF_INT_vect	236	0xEC	SPI Interrupt	
ټ ه ټ	Data Register				
Slp Cntr.	SLEEP_CTRL	72		Control Register	
				Registers	
	TCC0_CTRLA	2048	0x800	Control Register A	
	TCC0_CTRLB	2049	0x801	Control Register B	
	TCC0_CTRLC	2050	0x802	Control register C	
	TCC0_CTRLD	2051	0x803	Control Register D	
	TCC0_CTRLE	2052	0x804	Control Register E	
	TCC0_INTCTRLA	2054	0x806	Interrupt Control Register A	
	TCC0_INTCTRLB	2055	0x807	Interrupt Control Register B	
	TCC0_CTRLFCLR	2056	0x808	Control Register F Clear	
	TCC0_CTRLFSET	2057	0x809	Control Register F Set	
	TCC0_CTRLGCLR	2058	0x80A	Control Register G Clear	
	TCC0_CTRLGSET	2059	0x80B	Control Register G Set	
ů,	TCC0_INTFLAGS	2060	0x80C	Interrupt Flag Register	
Por	TCC0_TEMP	2063	0x80F	Temporary Register For 16-bit Access	
Timer/Counter 0 on Port C	TCC0_CNT	2080	0x820	Count	
er 0	TCC0_PER	2086	0x826	Period	
l m	TCC0_CCA	2088	0x828	Compare or Capture A	
32/	TCC0_CCB	2090	0x82A	Compare or Capture B	
i ii	TCC0_CCC	2092	0x82C	Compare or Capture C	
=	TCC0_CCD	2094	0x82E	Compare or Capture D	
	TCC0_PERBUF	2102	0x836	Period Buffer	
	TCC0_CCABUF	2104	0x838	Compare Or Capture A Buffer	
	TCC0_CCBBUF	2106	0x83A	Compare Or Capture B Buffer	
	TCC0_CCCBUF	2108	0x83C	Compare Or Capture C Buffer	
	TCC0_CCDBUF	2110		· · · · · · · · · · · · · · · · · · ·	
	TCC0_CCA_vect				
	TCC0_CCB_vect				
	TCC0_CCD_vect				
	TCC0_ERR_vect	30		Error Interrupt	
	TCC0_OVF_vect	28	0x1C	Overflow Interrupt	
				Registers	
	TCC1_CTRLA	2112	0x840		
	TCC1_CTRLB	2113		Control Register B	
	TCC1_CTRLC	2114		Control register C	
I	TCC1_CTRLD	2115	0x843	Control Register D	

Device	Name	Addr ₁₀	Addr ₁₆	Description
	TCC1_CTRLE	2116	0x844	Control Register E
	TCC1_INTCTRLA	2118	0x846	Interrupt Control Register A
	TCC1_INTCTRLB	2119	0x847	Interrupt Control Register B
	TCC1_CTRLFCLR	2120	0x848	Control Register F Clear
U	TCC1_CTRLFSET	2121	0x849	Control Register F Set
Port	TCC1_CTRLGCLR	2122	0x84A	Control Register G Clear
l no	TCC1_CTRLGSET	2123	0x84B	Control Register G Set
Timer/Counter 1 on Port C	TCC1_INTFLAGS	2124	0x84C	Interrupt Flag Register
un t	TCC1_TEMP	2127	0x84F	Temporary Register For 16-bit Access
). 	TCC1_CNT	2144	0x860	Count
mer	TCC1_PER	2150	0x866	Period
=	TCC1_CCA	2152	0x868	Compare or Capture A
	TCC1_CCB	2154	0x86A	Compare or Capture B
	TCC1_PERBUF	2166	0x876	Period Buffer
	TCC1_CCABUF	2168	0x878	Compare Or Capture A Buffer
	TCC1_CCBBUF	2170	0x87A	Compare Or Capture B Buffer
		_	Inte	errupt Vectors
	TCC1_CCA_vect	44	0x2C	Compare or Capture A Interrupt
	TCC1_CCB_vect	46	0x2E	Compare or Capture B Interrupt
	TCC1_ERR_vect	42	0x2A	Error Interrupt
	TCC1_OVF_vect	40	0x28	Overflow Interrupt
				Registers
	TCC2_CTRLA	2048		Control Register A
	TCC2_CTRLB	2049		Control Register B
	TCC2_CTRLC	2050		Control register C
	TCC2_CTRLE	2052		Control Register E
	TCC2_INTCTRLA	2054		Interrupt Control Register A
	TCC2_INTCTRLB	2055		Interrupt Control Register B
	TCC2_CTRLF	2057		Control Register F
	TCC2_INTFLAGS	2060		Interrupt Flag Register
	TCC2_LCNT	2080		Low Byte Count
t C	TCC2_HCNT	2081		High Byte Count
Por	TCC2_LPER	2086		Low Byte Period
2 on	TCC2_HPER	2087		High Byte Period
ter)	TCC2_LCMPA	2088		Low Byte Compare A
uno	TCC2_HCMPA	2089		High Byte Compare A
Timer/Counter 2 on Port C	TCC2_LCMPB	2090		Low Byte Compare B
	TCC2_HCMPB	2091		High Byte Compare B
	TCC2_LCMPC	2092		Low Byte Compare C
	TCC2_HCMPC	2093		High Byte Compare C
	TCC2_LCMPD	2094	0x82E	Low Byte Compare D
	T000 116: :	'	A	
	TCC2_HCMPD	2095		High Byte Compare D

Device	Name	Addr ₁₀	Addr ₁₆	Description
	TCC2_HUNF_vect	30	0x1E	High Byte Underflow Interrupt
	TCC2_LCMPA_vect	32	0x20	Low Byte Compare A Interrupt
	TCC2_LCMPB_vect	34	0x22	Low Byte Compare B Interrupt
	TCC2_LCMPC_vect	36	0x24	Low Byte Compare C Interrupt
	TCC2_LCMPD_vect	38	0x26	Low Byte Compare D Interrupt
	TCC2_LUNF_vect	28	0x1C	Low Byte Underflow Interrupt
				Registers
	TCD0_CTRLA	2304	0x900	Control Register A
	TCD0_CTRLB	2305	0x901	Control Register B
	TCD0_CTRLC	2306	0x902	Control register C
	TCD0_CTRLD	2307	0x903	Control Register D
	TCD0_CTRLE	2308	0x904	Control Register E
	TCD0_INTCTRLA	2310	0x906	Interrupt Control Register A
	TCD0_INTCTRLB	2311	0x907	Interrupt Control Register B
	TCD0_CTRLFCLR	2312	0x908	Control Register F Clear
	TCD0_CTRLFSET	2313	0x909	Control Register F Set
	TCD0_CTRLGCLR	2314	0x90A	Control Register G Clear
	TCD0_CTRLGSET	2315	0x90B	Control Register G Set
Δ	TCD0_INTFLAGS	2316	0x90C	Interrupt Flag Register
Timer/Counter 0 on Port D	TCD0_TEMP	2319	0x90F	Temporary Register For 16-bit Access
on l	TCD0_CNT	2336	0x920	Count
er 0	TCD0_PER	2342	0x926	Period
unțe	TCD0_CCA	2344	0x928	Compare or Capture A
°0)/	TCD0_CCB	2346	0x92A	Compare or Capture B
mer	TCD0_CCC	2348	0x92C	Compare or Capture C
ΙĒ	TCD0_CCD	2350	0x92E	Compare or Capture D
	TCD0_PERBUF	2358	0x936	Period Buffer
	TCD0_CCABUF	2360	0x938	Compare Or Capture A Buffer
	TCD0_CCBBUF	2362	0x93A	Compare Or Capture B Buffer
	TCD0_CCCBUF	2364	0x93C	Compare Or Capture C Buffer
	TCD0_CCDBUF	2366	0x93E	Compare Or Capture D Buffer
			Inte	errupt Vectors
	TCD0_CCA_vect	158	0x9E	Compare or Capture A Interrupt
	TCD0_CCB_vect	160	0xA0	Compare or Capture B Interrupt
	TCD0_CCC_vect	162	0xA2	Compare or Capture C Interrupt
	TCD0_CCD_vect	164	0xA4	Compare or Capture D Interrupt
	TCD0_ERR_vect	156	0x9C	Error Interrupt
	TCD0_OVF_vect	154	0x9A	Overflow Interrupt
				Registers
	TCD1_CTRLA	2368	0x940	Control Register A
	TCD1_CTRLB	2369	0x941	Control Register B
	TCD1_CTRLC	2370	0x942	Control register C
	TCD1_CTRLD	2371	0x943	Control Register D

Device	Name	Addr ₁₀	Addr ₁₆	Description
	TCD1_CTRLE	2372	0x944	Control Register E
	TCD1_INTCTRLA	2374	0x946	Interrupt Control Register A
	TCD1_INTCTRLB	2375	0x947	Interrupt Control Register B
	TCD1_CTRLFCLR	2376	0x948	Control Register F Clear
۵	TCD1_CTRLFSET	2377	0x949	Control Register F Set
Timer/Counter 1 on Port D	TCD1_CTRLGCLR	2378	0x94A	Control Register G Clear
ou	TCD1_CTRLGSET	2379	0x94B	Control Register G Set
er 1	TCD1_INTFLAGS	2380	0x94C	Interrupt Flag Register
unţ	TCD1_TEMP	2383	0x94F	Temporary Register For 16-bit Access
0)/	TCD1_CNT	2400	0x960	Count
mer	TCD1_PER	2406	0x966	Period
=	TCD1_CCA	2408	0x968	Compare or Capture A
	TCD1_CCB	2410	0x96A	Compare or Capture B
	TCD1_PERBUF	2422	0x976	Period Buffer
	TCD1_CCABUF	2424	0x978	Compare Or Capture A Buffer
	TCD1_CCBBUF	2426	0x97A	Compare Or Capture B Buffer
			Inte	rrupt Vectors
	TCD1_CCA_vect	170	0xAA	Compare or Capture A Interrupt
	TCD1_CCB_vect	172	0xAC	Compare or Capture B Interrupt
	TCD1_ERR_vect	168	0xA8	Error Interrupt
	TCD1_OVF_vect	166	0xA6	Overflow Interrupt
				Registers
	TCD2_CTRLA	2304		Control Register A
	TCD2_CTRLB	2305		Control Register B
	TCD2_CTRLC	2306		Control register C
	TCD2_CTRLE	2308		Control Register E
	TCD2_INTCTRLA	2310		Interrupt Control Register A
	TCD2_INTCTRLB	2311		Interrupt Control Register B
	TCD2_CTRLF	2313		Control Register F
	TCD2_INTFLAGS	2316		Interrupt Flag Register
	TCD2_LCNT	2336		Low Byte Count
t	TCD2_HCNT	2337		High Byte Count
Po r	TCD2_LPER	2342		Low Byte Period
2 or	TCD2_HPER	2343		High Byte Period
iter	TCD2_LCMPA	2344		Low Byte Compare A
l no	TCD2_HCMPA	2345		High Byte Compare A
Timer/Counter 2 on Port D	TCD2_LCMPB	2346		Low Byte Compare B
<u>Ĕ</u>	TCD2_HCMPB	2347		High Byte Compare B
	TCD2_LCMPC	2348		Low Byte Compare C
	TCD2_HCMPC TCD2_LCMPD	2349 2350		High Byte Compare C Low Byte Compare D
	TCD2_LCMPD TCD2_HCMPD	2350		High Byte Compare D
	TCD2_HCIVIPD	2331		
			inte	rrupt Vectors

Device	Name	Addr ₁₀	Addr ₁₆	Description
	TCD2_HUNF_vect	156	0x9C	High Byte Underflow Interrupt
	TCD2_LCMPA_vect	158	0x9E	Low Byte Compare A Interrupt
	TCD2_LCMPB_vect	160	0xA0	Low Byte Compare B Interrupt
	TCD2_LCMPC_vect	162	0xA2	Low Byte Compare C Interrupt
	TCD2_LCMPD_vect	164	0xA4	Low Byte Compare D Interrupt
	TCD2_LUNF_vect	154	0x9A	Low Byte Underflow Interrupt
				Registers
	TCE0_CTRLA	2560	0xA00	Control Register A
	TCEO_CTRLB	2561	0xA01	Control Register B
	TCEO_CTRLC	2562	0xA02	Control register C
	TCEO_CTRLD	2563	0xA03	Control Register D
	TCEO_CTRLE	2564	0xA04	Control Register E
	TCE0_INTCTRLA	2566	0xA06	Interrupt Control Register A
	TCEO_INTCTRLB	2567	0xA07	Interrupt Control Register B
	TCEO_CTRLFCLR	2568	0xA08	Control Register F Clear
	TCEO_CTRLFSET	2569	0xA09	Control Register F Set
	TCE0_CTRLGCLR	2570	0xA0A	Control Register G Clear
	TCEO_CTRLGSET	2571	0xA0B	Control Register G Set
ш	TCE0_INTFLAGS	2572	0xA0C	Interrupt Flag Register
Port	TCE0_TEMP	2575	0xA0F	Temporary Register For 16-bit Access
e G	TCEO_CNT	2592	0xA20	Count
er 0	TCEO_PER	2598	0xA26	Period
unt	TCE0_CCA	2600	0xA28	Compare or Capture A
Timer/Counter 0 on Port E	TCEO_CCB	2602	0xA2A	Compare or Capture B
E E	TCE0_CCC	2604	0xA2C	Compare or Capture C
-	TCE0_CCD	2606	0xA2E	Compare or Capture D
	TCE0_PERBUF	2614	0xA36	Period Buffer
	TCE0_CCABUF	2616	0xA38	Compare Or Capture A Buffer
	TCE0_CCBBUF	2618	0xA3A	Compare Or Capture B Buffer
	TCE0_CCCBUF	2620	0xA3C	Compare Or Capture C Buffer
	TCE0_CCDBUF	2622	0xA3E	Compare Or Capture D Buffer
			Inte	errupt Vectors
	TCE0_CCA_vect	98	0x62	Compare or Capture A Interrupt
	TCE0_CCB_vect	100	0x64	Compare or Capture B Interrupt
	TCE0_CCC_vect	102	0x66	Compare or Capture C Interrupt
	TCE0_CCD_vect	104	0x68	Compare or Capture D Interrupt
	TCE0_ERR_vect	96	0x60	Error Interrupt
	TCE0_OVF_vect	94	0x5E	Overflow Interrupt
		<u> </u>		Registers
	TCE1_CTRLA	2624		Control Register A
	TCE1_CTRLB	2625		Control Register B
	TCE1_CTRLC	2626		Control register C
	TCE1_CTRLD	2627	0xA43	Control Register D

ATxmega128A1U

Device	Name	Addr ₁₀	Addr ₁₆	Description
	TCE1_CTRLE	2628	0xA44	Control Register E
	TCE1_INTCTRLA	2630	0xA46	Interrupt Control Register A
	TCE1_INTCTRLB	2631	0xA47	Interrupt Control Register B
	TCE1_CTRLFCLR	2632	0xA48	Control Register F Clear
ш	TCE1_CTRLFSET	2633	0xA49	Control Register F Set
Port	TCE1_CTRLGCLR	2634	0xA4A	Control Register G Clear
Timer/Counter 1 on Port E	TCE1_CTRLGSET	2635	0xA4B	Control Register G Set
er 1	TCE1_INTFLAGS	2636	0xA4C	Interrupt Flag Register
unt	TCE1_TEMP	2639	0xA4F	Temporary Register For 16-bit Access
), %	TCE1_CNT	2656	0xA60	Count
l mei	TCE1_PER	2662	0xA66	Period
=	TCE1_CCA	2664	0xA68	Compare or Capture A
	TCE1_CCB	2666	0xA6A	Compare or Capture B
	TCE1_PERBUF	2678	0xA76	Period Buffer
	TCE1_CCABUF	2680	0xA78	Compare Or Capture A Buffer
	TCE1_CCBBUF	2682	0xA7A	Compare Or Capture B Buffer
		-	Inte	rrupt Vectors
	TCE1_CCA_vect	110	0x6E	Compare or Capture A Interrupt
	TCE1_CCB_vect	112	0x70	Compare or Capture B Interrupt
	TCE1_ERR_vect	108	0x6C	Error Interrupt
	TCE1_OVF_vect	106	0x6A	Overflow Interrupt
				Registers
	TCE2_CTRLA	2560		Control Register A
	TCE2_CTRLB	2561		Control Register B
	TCE2_CTRLC	2562		Control register C
	TCE2_CTRLE	2564		Control Register E
	TCE2_INTCTRLA	2566		Interrupt Control Register A
	TCE2_INTCTRLB	2567		Interrupt Control Register B
	TCE2_CTRLF	2569		Control Register F
	TCE2_INTFLAGS	2572	0xA0C	Interrupt Flag Register
	LTCE2 LCNT			
	TCE2_LCNT	2592		Low Byte Count
H H	TCE2_HCNT	2593	0xA21	High Byte Count
n Port E	TCE2_HCNT TCE2_LPER	2593 2598	0xA21 0xA26	High Byte Count Low Byte Period
2 on Port E	TCE2_HCNT TCE2_LPER TCE2_HPER	2593 2598 2599	0xA21 0xA26 0xA27	High Byte Count Low Byte Period High Byte Period
iter 2 on Port E	TCE2_HCNT TCE2_LPER TCE2_HPER TCE2_LCMPA	2593 2598 2599 2600	0xA21 0xA26 0xA27 0xA28	High Byte Count Low Byte Period High Byte Period Low Byte Compare A
ounter 2 on Port E	TCE2_HCNT TCE2_LPER TCE2_HPER TCE2_LCMPA TCE2_HCMPA	2593 2598 2599 2600 2601	0xA21 0xA26 0xA27 0xA28 0xA29	High Byte Count Low Byte Period High Byte Period Low Byte Compare A High Byte Compare A
er/Counter 2 on Port E	TCE2_HCNT TCE2_LPER TCE2_HPER TCE2_LCMPA TCE2_HCMPA TCE2_LCMPB	2593 2598 2599 2600 2601 2602	0xA21 0xA26 0xA27 0xA28 0xA29	High Byte Count Low Byte Period High Byte Period Low Byte Compare A High Byte Compare A Low Byte Compare B
Timer/Counter 2 on Port E	TCE2_HCNT TCE2_LPER TCE2_HPER TCE2_LCMPA TCE2_HCMPA TCE2_LCMPB TCE2_HCMPB	2593 2598 2599 2600 2601 2602 2603	0xA21 0xA26 0xA27 0xA28 0xA29 0xA2A 0xA2B	High Byte Count Low Byte Period High Byte Period Low Byte Compare A High Byte Compare A Low Byte Compare B High Byte Compare B
Timer/Counter 2 on Port E	TCE2_HCNT TCE2_LPER TCE2_HPER TCE2_LCMPA TCE2_HCMPA TCE2_LCMPB TCE2_HCMPB TCE2_LCMPC	2593 2598 2599 2600 2601 2602 2603 2604	0xA21 0xA26 0xA27 0xA28 0xA29 0xA2A 0xA2B	High Byte Count Low Byte Period High Byte Period Low Byte Compare A High Byte Compare A Low Byte Compare B High Byte Compare B Low Byte Compare C
Timer/Counter 2 on Port E	TCE2_HCNT TCE2_LPER TCE2_HPER TCE2_LCMPA TCE2_HCMPA TCE2_LCMPB TCE2_HCMPB TCE2_LCMPC TCE2_HCMPC	2593 2598 2599 2600 2601 2602 2603 2604 2605	0xA21 0xA26 0xA27 0xA28 0xA29 0xA2A 0xA2B 0xA2C 0xA2D	High Byte Count Low Byte Period High Byte Period Low Byte Compare A High Byte Compare A Low Byte Compare B High Byte Compare B Low Byte Compare C High Byte Compare C
Timer/Counter 2 on Port E	TCE2_HCNT TCE2_LPER TCE2_HPER TCE2_LCMPA TCE2_HCMPA TCE2_LCMPB TCE2_HCMPB TCE2_LCMPC TCE2_HCMPC TCE2_LCMPC	2593 2598 2599 2600 2601 2602 2603 2604 2605 2606	0xA21 0xA26 0xA27 0xA28 0xA29 0xA2A 0xA2B 0xA2C 0xA2D 0xA2E	High Byte Count Low Byte Period High Byte Period Low Byte Compare A High Byte Compare A Low Byte Compare B High Byte Compare B Low Byte Compare C High Byte Compare C
Timer/Counter 2 on Port E	TCE2_HCNT TCE2_LPER TCE2_HPER TCE2_LCMPA TCE2_HCMPA TCE2_LCMPB TCE2_HCMPB TCE2_LCMPC TCE2_HCMPC	2593 2598 2599 2600 2601 2602 2603 2604 2605	0xA21 0xA26 0xA27 0xA28 0xA29 0xA2A 0xA2B 0xA2C 0xA2D 0xA2E 0xA2F	High Byte Count Low Byte Period High Byte Period Low Byte Compare A High Byte Compare A Low Byte Compare B High Byte Compare B Low Byte Compare C High Byte Compare C

Device	Name	Addr ₁₀	Addr ₁₆	Description
	TCE2_HUNF_vect	96	0x60	High Byte Underflow Interrupt
	TCE2_LCMPA_vect	98	0x62	Low Byte Compare A Interrupt
	TCE2_LCMPB_vect	100	0x64	Low Byte Compare B Interrupt
	TCE2_LCMPC_vect	102	0x66	Low Byte Compare C Interrupt
	TCE2_LCMPD_vect	104	0x68	Low Byte Compare D Interrupt
	TCE2_LUNF_vect	94	0x5E	Low Byte Underflow Interrupt
				Registers
	TCF0_CTRLA	2816	0xB00	Control Register A
	TCF0_CTRLB	2817	0xB01	Control Register B
	TCF0_CTRLC	2818	0xB02	Control register C
	TCF0_CTRLD	2819	0xB03	Control Register D
	TCF0_CTRLE	2820	0xB04	Control Register E
	TCF0_INTCTRLA	2822	0xB06	Interrupt Control Register A
	TCF0_INTCTRLB	2823	0xB07	Interrupt Control Register B
	TCF0_CTRLFCLR	2824	0xB08	Control Register F Clear
	TCF0_CTRLFSET	2825	0xB09	Control Register F Set
	TCF0_CTRLGCLR	2826	0xB0A	Control Register G Clear
	TCF0_CTRLGSET	2827	0xB0B	Control Register G Set
ш.	TCF0_INTFLAGS	2828	0xB0C	Interrupt Flag Register
Timer/Counter 0 on Port F	TCF0_TEMP	2831	0xB0F	Temporary Register For 16-bit Access
ou	TCF0_CNT	2848	0xB20	Count
er 0	TCF0_PER	2854	0xB26	Period
unt	TCF0_CCA	2856	0xB28	Compare or Capture A
0)/.	TCF0_CCB	2858	0xB2A	Compare or Capture B
mer	TCF0_CCC	2860	0xB2C	Compare or Capture C
ï	TCF0_CCD	2862	0xB2E	Compare or Capture D
	TCF0_PERBUF	2870	0xB36	Period Buffer
	TCF0_CCABUF	2872	0xB38	Compare Or Capture A Buffer
	TCF0_CCBBUF	2874	0xB3A	Compare Or Capture B Buffer
	TCF0_CCCBUF	2876	0xB3C	Compare Or Capture C Buffer
	TCF0_CCDBUF	2878	0xB3E	Compare Or Capture D Buffer
			Inte	errupt Vectors
	TCF0_CCA_vect	220	0xDC	Compare or Capture A Interrupt
	TCF0_CCB_vect	222	0xDE	Compare or Capture B Interrupt
	TCF0_CCC_vect	224	0xE0	Compare or Capture C Interrupt
	TCF0_CCD_vect	226	0xE2	Compare or Capture D Interrupt
	TCF0_ERR_vect	218	0xDA	Error Interrupt
	TCF0_OVF_vect	216	0xD8	Overflow Interrupt
				Registers
	TCF1_CTRLA	2880		•
	TCF1_CTRLB	2881		Control Register B
	TCF1_CTRLC	2882		Control register C
	TCF1_CTRLD	2883	0xB43	Control Register D

TCF1_CTRLE	Addr ₁₀	Addr ₁₆	Description	
	2884	0xB44	Control Register E	
TCF1_INTCTRLA	2886	0xB46	Interrupt Control Register A	
TCF1_INTCTRLB	2887	0xB47	Interrupt Control Register B	
TCF1_CTRLFCLR	2888	0xB48	Control Register F Clear	
TCF1_CTRLFSET	2889	0xB49	Control Register F Set	
TCF1_CTRLGCLR	2890	0xB4A	Control Register G Clear	
TCF1_CTRLGSET	2891	0xB4B	Control Register G Set	
TCF1_CTRLFSET TCF1_CTRLGCLR TCF1_CTRLGSET TCF1_INTFLAGS TCF1_TEMP TCF1_CNT TCF1_PER TCF1_PER	2892	0xB4C	Interrupt Flag Register	
TCF1_TEMP	2895	0xB4F	Temporary Register For 16-bit Access	
ξ TCF1_CNT	2912	0xB60	Count	
TCF1_PER	2918	0xB66	Period	
TCF1_CCA	2920	0xB68	Compare or Capture A	
TCF1_CCB	2922	0xB6A	Compare or Capture B	
TCF1_PERBUF	2934	0xB76	Period Buffer	
TCF1_CCABUF	2936	0xB78	Compare Or Capture A Buffer	
TCF1_CCBBUF	2938	0xB7A	Compare Or Capture B Buffer	
		Inte	rrupt Vectors	
TCF1_CCA_vect	232	0xE8	Compare or Capture A Interrupt	
TCF1_CCB_vect	234		Compare or Capture B Interrupt	
TCF1_ERR_vect	230		Error Interrupt	
TCF1_OVF_vect	228		Overflow Interrupt	
	1		Registers	
TCF2_CTRLA	2816		Control Register A	
TCF2_CTRLB	2817		Control Register B	
TCF2_CTRLC	2818		Control register C	
TCF2_CTRLE	2820		Control Register E	
TCF2_INTCTRLA	2822		Interrupt Control Register A	
TCF2_INTCTRLB	2823		Interrupt Control Register B	
TCF2_CTRLF	2825		Control Register F	
TCF2_INTFLAGS	2828		Interrupt Flag Register	
TCF2_LCNT	2848		Low Byte Count	
1 II(E/H/NII	2849 2854		High Byte Count	
TCF2_HCNT	1 28541	UXBZO	Low Byte Period	
TCF2_HCN1		0vP27	High Puta Pariod	
TCF2_HCN1 TCF2_LPER TCF2_HPER TCF2_LCMPA	2855		High Byte Period	
TCF2_HCNT TCF2_LPER TCF2_HPER TCF2_LCMPA TCF2_HCMPA	2855 2856	0xB28	Low Byte Compare A	
TCF2_HCNT TCF2_LPER TCF2_HPER TCF2_LCMPA TCF2_LCMPA TCF2_LCMPA TCF2_LCMPR	2855 2856 2857	0xB28 0xB29	Low Byte Compare A High Byte Compare A	
TCF2_HCNT TCF2_LPER TCF2_HPER TCF2_LCMPA TCF2_HCMPA TCF2_LCMPB TCF2_LCMPB	2855 2856 2857 2858	0xB28 0xB29 0xB2A	Low Byte Compare A High Byte Compare A Low Byte Compare B	
TCF2_LPER TCF2_HPER TCF2_LCMPA TCF2_HCMPA TCF2_LCMPB TCF2_HCMPB	2855 2856 2857 2858 2859	0xB28 0xB29 0xB2A 0xB2B	Low Byte Compare A High Byte Compare A Low Byte Compare B High Byte Compare B	
TCF2_LPER TCF2_HPER TCF2_LCMPA TCF2_LCMPB TCF2_LCMPB TCF2_LCMPC	2855 2856 2857 2858 2859 2860	0xB28 0xB29 0xB2A 0xB2B 0xB2C	Low Byte Compare A High Byte Compare A Low Byte Compare B High Byte Compare B Low Byte Compare C	
TCF2_LPER TCF2_HPER TCF2_LCMPA TCF2_LCMPB TCF2_HCMPB TCF2_LCMPC TCF2_HCMPC	2855 2856 2857 2858 2859 2860 2861	0xB28 0xB29 0xB2A 0xB2B 0xB2C 0xB2D	Low Byte Compare A High Byte Compare A Low Byte Compare B High Byte Compare B Low Byte Compare C High Byte Compare C	
TCF2_LPER TCF2_HPER TCF2_LCMPA TCF2_LCMPB TCF2_LCMPB TCF2_LCMPC	2855 2856 2857 2858 2859 2860	0xB28 0xB29 0xB2A 0xB2B 0xB2C 0xB2D 0xB2E	Low Byte Compare A High Byte Compare A Low Byte Compare B High Byte Compare B Low Byte Compare C	

Device	Name	Addr ₁₀	Addr ₁₆	Description		
	TCF2_HUNF_vect	218	0xDA	High Byte Underflow Interrupt		
	TCF2_LCMPA_vect	220	0xDC	Low Byte Compare A Interrupt		
	TCF2_LCMPB_vect	222	0xDE	Low Byte Compare B Interrupt		
	TCF2_LCMPC_vect	224	0xE0	Low Byte Compare C Interrupt		
	TCF2_LCMPD_vect	226	0xE2	Low Byte Compare D Interrupt		
	TCF2_LUNF_vect	216	0xD8	Low Byte Underflow Interrupt		
	Registers					
	TWIC_CTRL	1152	0x480	TWI Common Control Register		
	TWIC_MASTER_CTRLA	1153	0x481	Control Register A		
	TWIC_MASTER_CTRLB	1154	0x482	Control Register B		
	TWIC_MASTER_CTRLC	1155	0x483	Control Register C		
l t	TWIC_MASTER_STATUS	1156	0x484	Status Register		
Po I	TWIC_MASTER_BAUD	1157	0x485	Baurd Rate Control Register		
eo.	TWIC_MASTER_ADDR	1158	0x486	Address Register		
arfac	TWIC_MASTER_DATA	1159	0x487	Data Register		
Inte	TWIC_SLAVE_CTRLA	1160	0x488	Control Register A		
/ire	TWIC_SLAVE_CTRLB	1161	0x489	Control Register B		
Two Wire Interfaceon Port C	TWIC_SLAVE_STATUS	1162	0x48A	Status Register		
≥	TWIC_SLAVE_ADDR	1163	0x48B	Address Register		
	TWIC_SLAVE_DATA	1164	0x48C	Data Register		
	TWIC_SLAVE_ADDRMASK	1165		Address Mask Register		
	Interrupt Vectors					
	TWIC_TWIM_vect	26		TWI Master Interrupt		
	TWIC_TWIS_vect	24	0x18	TWI Slave Interrupt		
	Registers					
	TWID_CTRL	1168		TWI Common Control Register		
	TWID_MASTER_CTRLA	1169		Control Register A		
	TWID_MASTER_CTRLB	1170		Control Register B		
	TWID_MASTER_CTRLC	1171		Control Register C		
l r	TWID_MASTER_STATUS	1172		Status Register		
n Pc	TWID_MASTER_BAUD	1173		Baurd Rate Control Register		
Ceo	TWID_MASTER_ADDR	1174		Address Register		
erfa	TWID_MASTER_DATA	1175		Data Register		
l t	TWID_SLAVE_CTRLA	1176		Control Register A		
Two Wire Interfaceon Port D	TWID_SLAVE_CTRLB	1177		Control Register B		
	TWID_SLAVE_STATUS	1178		Status Register		
	TWID_SLAVE_ADDR	1179		Address Register		
	TWID_SLAVE_DATA	1180		Data Register		
	TWID_SLAVE_ADDRMASK	1181		Address Mask Register		
	Interrupt Vectors					
	TWID_TWIS_vect	152		TWI Master Interrupt		
	TWID_TWIS_vect	150	UX96	TWI Slave Interrupt		

Device	Name	Addr ₁₀	Addr ₁₆	Description		
	Registers					
	TWIE_CTRL	1184	0x4A0	TWI Common Control Register		
	TWIE_MASTER_CTRLA	1185	0x4A1	Control Register A		
	TWIE_MASTER_CTRLB	1186	0x4A2	Control Register B		
	TWIE_MASTER_CTRLC	1187	0x4A3	Control Register C		
t E	TWIE_MASTER_STATUS	1188	0x4A4	Status Register		
Por	TWIE_MASTER_BAUD	1189	0x4A5	Baurd Rate Control Register		
Two Wire Interfaceon Port E	TWIE_MASTER_ADDR	1190	0x4A6	Address Register		
rfac	TWIE_MASTER_DATA	1191	0x4A7	Data Register		
Inte	TWIE_SLAVE_CTRLA	1192	0x4A8	Control Register A		
ire	TWIE_SLAVE_CTRLB	1193	0x4A9	Control Register B		
0	TWIE_SLAVE_STATUS	1194	0x4AA	Status Register		
ř	TWIE_SLAVE_ADDR	1195	0x4AB	Address Register		
	TWIE_SLAVE_DATA	1196	0x4AC	Data Register		
	TWIE_SLAVE_ADDRMASK	1197	0x4AD	Address Mask Register		
	Interrupt Vectors					
	TWIE_TWIM_vect	92	0x5C	TWI Master Interrupt		
	TWIE_TWIS_vect	90	0x5A	TWI Slave Interrupt		
	Registers					
	TWIF_CTRL	1200	0x4B0	TWI Common Control Register		
	TWIF_MASTER_CTRLA	1201	0x4B1	Control Register A		
	TWIF_MASTER_CTRLB	1202	0x4B2	Control Register B		
	TWIF_MASTER_CTRLC	1203	0x4B3	Control Register C		
T.	TWIF_MASTER_STATUS	1204	0x4B4	Status Register		
Po r	TWIF_MASTER_BAUD	1205	0x4B5	Baurd Rate Control Register		
Seor	TWIF_MASTER_ADDR	1206	0x4B6	Address Register		
erfac	TWIF_MASTER_DATA	1207	0x4B7	Data Register		
Two Wire Interfaceon Port F	TWIF_SLAVE_CTRLA	1208	0x4B8	Control Register A		
Vire	TWIF_SLAVE_CTRLB	1209	0x4B9	Control Register B		
0 0	TWIF_SLAVE_STATUS	1210	0x4BA	Status Register		
_ ≥	TWIF_SLAVE_ADDR	1211	0x4BB	Address Register		
	TWIF_SLAVE_DATA	1212	0x4BC	Data Register		
	TWIF_SLAVE_ADDRMASK	1213	0x4BD	Address Mask Register		
	Interrupt Vectors					
	TWIF_TWIM_vect	214		TWI Master Interrupt		
	TWIF_TWIS_vect	212	0xD4	TWI Slave Interrupt		
			1	Registers		
	USARTCO_DATA	2208		Data Register		
	USARTCO_STATUS	2209		Status Register		
ည	USARTCO_CTRLA	2211		Control Register A		
Port	USARTCO_CTRLB	2212		Control Register B		
tTO on Port C	USARTCO_CTRLC	2213		Control Register C		
£	USARTCO_BAUDCTRLA	2214	0x8A6	Baud Rate Control Register A		

Device	Name	Addr ₁₀	Addr ₁₆	Description		
USAF	USARTCO_BAUDCTRLB	2215	0x8A7	Baud Rate Control Register B		
j	Interrupt Vectors					
	USARTCO_DRE_vect	52	0x34	Data Register Empty Interrupt		
	USARTC0_RXC_vect	50	0x32	Reception Complete Interrupt		
	USARTC0_TXC_vect	54	0x36	Transmission Complete Interrupt		
	Registers					
	USARTC1_DATA	2224	0x8B0	Data Register		
	USARTC1_STATUS	2225	0x8B1	Status Register		
U	USARTC1_CTRLA	2227	0x8B3	Control Register A		
or	USARTC1_CTRLB	2228	0x8B4	Control Register B		
on P	USARTC1_CTRLC	2229	0x8B5	Control Register C		
T1 (USARTC1_BAUDCTRLA	2230	0x8B6	Baud Rate Control Register A		
USART1 on Port C	USARTC1_BAUDCTRLB	2231	0x8B7	Baud Rate Control Register B		
	Interrupt Vectors					
	USARTC1_DRE_vect	58	0x3A	Data Register Empty Interrupt		
	USARTC1_RXC_vect	56	0x38	Reception Complete Interrupt		
	USARTC1_TXC_vect	60	0x3C	Transmission Complete Interrupt		
				Registers		
	USARTDO_DATA	2464	0x9A0	Data Register		
	USARTDO_STATUS	2465	0x9A1	Status Register		
۵	USARTDO_CTRLA	2467	0x9A3	Control Register A		
Port	USARTDO_CTRLB	2468		Control Register B		
l no	USARTDO_CTRLC	2469	0x9A5	Control Register C		
RT0	USARTDO_BAUDCTRLA	2470		Baud Rate Control Register A		
USARTO on Port D	USARTDO_BAUDCTRLB	2471	0x9A7	Baud Rate Control Register B		
	Interrupt Vectors					
	USARTD0_DRE_vect	178		Data Register Empty Interrupt		
	USARTD0_RXC_vect	176		Reception Complete Interrupt		
	USARTD0_TXC_vect	180	0xB4	Transmission Complete Interrupt		
	Registers					
	USARTD1_DATA	2480	0x9B0	_		
	USARTD1_STATUS	2481		Status Register		
۵	USARTD1_CTRLA	2483		Control Register A		
Port	USARTD1_CTRLB	2484	0x9B4			
USART1 on Port D	USARTD1_CTRLC	2485		Control Register C		
	USARTD1_BAUDCTRLA	2486		Baud Rate Control Register A		
	USARTD1_BAUDCTRLB	2487	0x9B7	<u> </u>		
-	Interrupt Vectors					
	USARTD1_DRE_vect	184		Data Register Empty Interrupt		
	USARTD1_RXC_vect	182		Reception Complete Interrupt		
	USARTD1_TXC_vect	186	0xBA	Transmission Complete Interrupt		
	Registers					

Device	Name	Addr ₁₀	Addr ₁₆	Description		
ш	USARTEO_DATA	2720	0xAA0	Data Register		
	USARTEO_STATUS	2721	0xAA1	Status Register		
	USARTEO_CTRLA	2723	0xAA3	Control Register A		
l ro	USARTEO_CTRLB	2724	0xAA4	Control Register B		
n P	USARTEO_CTRLC	2725	0xAA5	Control Register C		
0E	USARTEO_BAUDCTRLA	2726	0xAA6	Baud Rate Control Register A		
USARTO on Port E	USARTEO_BAUDCTRLB	2727	0xAA7	Baud Rate Control Register B		
	Interrupt Vectors					
	USARTEO_DRE_vect	118	0x76	Data Register Empty Interrupt		
	USARTEO_RXC_vect	116	0x74	Reception Complete Interrupt		
	USARTE0_TXC_vect	120	0x78	Transmission Complete Interrupt		
				Registers		
	USARTE1_DATA	2736	0xAB0	Data Register		
	USARTE1_STATUS	2737	0xAB1	Status Register		
ш	USARTE1_CTRLA	2739	0xAB3	Control Register A		
l o	USARTE1_CTRLB	2740	0xAB4	Control Register B		
on P	USARTE1_CTRLC	2741	0xAB5	Control Register C		
II	USARTE1_BAUDCTRLA	2742	0xAB6	Baud Rate Control Register A		
USART1 on Port E	USARTE1_BAUDCTRLB	2743	0xAB7	Baud Rate Control Register B		
	Interrupt Vectors					
	USARTE1_DRE_vect	124	0x7C	Data Register Empty Interrupt		
	USARTE1_RXC_vect	122	0x7A	Reception Complete Interrupt		
	USARTE1_TXC_vect	126	0x7E	Transmission Complete Interrupt		
	Registers					
	USARTFO_DATA	2976	0xBA0	Data Register		
	USARTFO_STATUS	2977	0xBA1	Status Register		
ш.	USARTFO_CTRLA	2979	0xBA3	Control Register A		
Port	USARTFO_CTRLB	2980	0xBA4	Control Register B		
u o	USARTFO_CTRLC	2981	0xBA5	Control Register C		
RTO	USARTFO_BAUDCTRLA	2982	0xBA6	Baud Rate Control Register A		
USART0 on Port	USARTFO_BAUDCTRLB	2983	0xBA7	•		
	Interrupt Vectors					
	USARTF0_DRE_vect	240		Data Register Empty Interrupt		
	USARTF0_RXC_vect	238		Reception Complete Interrupt		
	USARTF0_TXC_vect	242	0xF2	Transmission Complete Interrupt		
	Registers					
	USARTF1_DATA	2992	0xBB0	_		
	USARTF1_STATUS	2993		Status Register		
<u> </u>	USARTF1_CTRLA	2995		Control Register A		
(T1 on Port F	USARTF1_CTRLB	2996		Control Register B		
	USARTF1_CTRLC	2997		Control Register C		
	USARTF1_BAUDCTRLA	2998	0xBB6	Baud Rate Control Register A		

Device	Name	Addr ₁₀	Addr ₁₆	Description		
USAF	USARTF1_BAUDCTRLB	2999	0xBB7	Baud Rate Control Register B		
	Interrupt Vectors					
	USARTF1_DRE_vect	246	0xF6	Data Register Empty Interrupt		
	USARTF1_RXC_vect	244	0xF4	Reception Complete Interrupt		
	USARTF1_TXC_vect	248	0xF8	Transmission Complete Interrupt		
	Registers					
	USB_CTRLA	1216	0x4C0	Control Register A		
	USB_CTRLB	1217	0x4C1	Control Register B		
	USB_STATUS	1218	0x4C2	Status Register		
	USB_ADDR	1219	0x4C3	Address Register		
	USB_FIFOWP	1220	0x4C4	FIFO Write Pointer Register		
SB)	USB_FIFORP	1221	0x4C5	FIFO Read Pointer Register		
Universal Serial Bus (USB)	USB_EPPTR	1222	0x4C6	Endpoint Configuration Table Pointer		
Bu	USB_INTCTRLA	1224	0x4C8	Interrupt Control Register A		
eria	USB_INTCTRLB	1225	0x4C9	Interrupt Control Register B		
l sal s	USB_INTFLAGSACLR	1226	0x4CA	Clear Interrupt Flag Register A		
vers	USB_INTFLAGSASET	1227	0x4CB	Set Interrupt Flag Register A		
Ę.	USB_INTFLAGSBCLR	1228	0x4CC	Clear Interrupt Flag Register B		
	USB_INTFLAGSBSET	1229	0x4CD	Set Interrupt Flag Register B		
	USB_CAL0	1274	0x4FA	Calibration Byte 0		
	USB_CAL1	1275	0x4FB	Calibration Byte 1		
	Interrupt Vectors					
	USB_BUSEVENT_vect	250	0xFA	SOF		
	USB_TRNCOMPL_vect	252	0xFC	Transaction complete interrupt		
80	Registers					
ʻatchdo Timer	WDT_CTRL	128	0x80	Control		
Watchdog Timer	WDT_WINCTRL	129	0x81	Windowed Mode Control		
>	WDT_STATUS	130	0x82	Status		