

$$V_{\text{Full scale value}} = (1 - 2^{-N}) V_{\text{FSR}} \quad (V_{\text{FSV}} = V_{\text{FSR}} - 1 \text{ LSB})$$


$$\left(\frac{V_{\text{FSR}}}{2^N} \right)$$

Date _____
Page _____

OFFSET ERROR

(zero scale error)

- it is the shift of the first transition point and subsequently all other transition points shift.



- All the comparators in the ADC are matched, but all have an offset.
→ Doesn't change any characteristics of the ADC.
→ (+ve) or (-ve) offsets.


⇒ If the shift is by $(V/8)$ → the last code (111) is **missing code**

⇒ Detect the shift ⇒ **Soft-DAC** becomes 110 we don't know what happens after Full-scale


Compensate & go back.

(software domain)

GAIN ERROR (by a factor K)




Full scale voltage is scaled from FS to $K \cdot (FS)$



$K < 1$

$V_{\text{FS}} \rightarrow V_{\text{P-PK}} \rightarrow$ Keep some margin for extra signal



it is like Quantization error, but Q.E. could have been minimized, here it is high.

No. of missing codes = 0

E.N.O.B. \rightarrow effective no. of bits (If there are missing codes)

INTRODUCTION TO INL and DNL

Integrated Non-Linearity

Differential Non-Linearity

1) Monotonic

2) No missing code

reduce error



\rightarrow control matching of resistors

\rightarrow comparators offset \ll $LSB/2$

\Rightarrow LSB size changes with code \rightarrow Non Linearity

DNL and INL are extracted after offset correction

(distortion is allowed as long as it is acceptable)




so, it is a non-linearity

Ideal DAC output

both are no longer equal

eg.-




$$DNL = (\text{Transition point for code } i - \text{Transition point for code } i-1) - 1 \text{ LSB}$$

$$INL = (\text{Transition point for code } i) - \frac{(2^i - 1) \times FS}{2^{N+1}}$$



$$1 \leq i \leq 2^N - 1$$

Thresholds change here :->




\Rightarrow offset errors in comparators change the threshold values.

Detailed Analysis of COMPARATOR Positive Feedback



\rightarrow gain can't be ∞

FULLY-DIFFERENTIAL COMPARATOR



$$V_{in,1}(t) = V_{cm} + V_{id}/2(t)$$


$$V_{in,2}(t) = V_{cm} - V_{id}/2(t)$$

$$V_{id}(t) = 10\text{mV } u(t)$$

(Here)

Differential-mode analysis

$$V_{gs,1} = V_1(u(t))$$



$$\text{So, } V_{out,1} = -\frac{g_m V_{id}}{2} R [e^{-t/\tau} - 1] u(t)$$

constant with Vout

$$I = \frac{V_{out,1}}{R} + C \frac{dV_{out,1}}{dt}$$



$$I - \frac{V}{R} = C \frac{dV}{dt} \Rightarrow \frac{IR - V}{RC} = \frac{dV}{dt}$$

$$\int_0^t -\frac{1}{RC} dt = \int \frac{dV}{V - IR} \Rightarrow \ln\left(\frac{V - IR}{(V - IR)_0}\right) = -\frac{t}{RC}$$

$$-V + IR = (V - IR)_0 e^{-t/\tau}$$

$$-V = IR(-1 + e^{-t/\tau}) \text{ , so, } V_{out}(t) = +\frac{g_m V_{id}}{2} R (e^{-t/\tau} - 1) u(t)$$


$$V_{out}(t) = g_m R V_{id}/2 (1 - e^{-t/\tau}) u(t)$$

→ Large signals : $V_{out,1} \Rightarrow V_{out,1} = V_{DD} - \frac{R \cdot I_{D3}}{2}$


So, net $g_m = 0.5 \text{ mA/V}^2$
 $R = 10 \text{ K}\Omega$

$V_{id} = 10 \text{ mV}$ using $C = 0.1 \text{ pF}$, $RC = 1 \text{ ns}$,

$$V_{out} = V_{DD} - R I_{D3}/2 + 25 \text{ mV} (e^{-t/\tau} - 1)$$




differential



→ To get a faster response → higher magnitude of step i.e. lower resolution.

→ High resolution ⇒ Low magnitude of step ⇒ slower output ∴ resolution v/s output delay




C: source of delay, can't get rid of


Matched MOSFET's
 $M_1 \equiv M_2$; $M_4 \equiv M_5$

resistance : r_{op}, r_{on}

SS doesn't depend on type of MOSFET



$C=0$
(assume)



if $g_{mp} > g_{op} + g_{on}$ → (oscillator)


↳ current source and a -ve resistor

↳ energy grows : regenerative circuit

regenerative +ve feedback loop


pull out of active region

STOP ⇒ almost approaching a logic device



energy is generated : $g_{mp} > g_{on} + g_{op}$
Positively grown expⁿ
 $\tau < 0$

$e^{-t/\tau} \Rightarrow e^{+x}$: increases with time → growing exponential




$$\frac{V_{od}(t)}{2} = A e^{t/\tau}$$

$$\tau = \frac{C}{g_{mp} - g_{on} - g_{op}}$$

(growing exponential)

$Nod_{\frac{1}{2}}(t)$




$\frac{t}{C}$
Max. (FAST)
min.

reduce t and increase A

speed v/s resolution trade-off

FINAL COMPARATOR CIRCUIT

Principles are the same



output \rightarrow imbalance, L.S.

+ve feedback \rightarrow switches are closed


regenerative circuit : open switches

\rightarrow depending on equs of current

CAN'T SAY
speed $\rightarrow \infty$
(C: limit)

M7, M6 is simply a current mirror


\rightarrow analog memory/
parasitic capacitances



S_1 S_2
 closed closed \longrightarrow reset and pre-amp
 open open \longrightarrow decision making

S_1, S_2 : closed : $I_{M6} = I_{M5} = \frac{I_{bias}}{2} + \frac{\Delta I}{2}$ \longrightarrow small signal (diff. in inputs)
DC

$I_{M6} = I_{M4} = \frac{I_{bias}}{2} - \frac{\Delta I}{2}$
 reset & pre-amp




decision-making :-

$t = t_0 \longrightarrow S_1 \text{ \& } S_2 \text{ are opened} \longrightarrow C \text{ won't charge instantly}$

regenerative circuit

Transistors are OFF
 (can be removed from the circuit)



capacitors are charged mainly by $\frac{I_{bias}}{2}$

C: determine V_{gs} of transistors

both are effectively charged by

$\frac{I_{bias}}{2}$, but one has $\frac{I_{bias}}{2} + \Delta I$ and other is $\frac{I_{bias}}{2} - \Delta I$

$$C \frac{dV}{dt} \approx \frac{I_{bias}}{2} \Rightarrow C \left(\frac{\Delta V}{\Delta T} \right) \approx \frac{I_{bias}}{2}$$

M_6 and M_7 has $V_{gs} = V_{cap} \longrightarrow$ They will turn on when $V_{cap} = V_t$

$\Delta V_c = V_{th} - V(t_0)$ \longrightarrow when switches were opened

$$\text{so, } C \left(\frac{V_{th} - V(t_0)}{\Delta t} \right) = \frac{I_{bias}}{2}$$

DI

so

$$\Delta t = C \Delta V_c \times \left(\frac{2}{I_{Bias}} \right)$$

APPROX.

Delay of turning transistors of reg. circuit ON.

$M_6 \rightarrow$ less current
 $M_7 \rightarrow$ more current

C charges faster.

(left C charges faster) \rightarrow (right transistor faster)

M_8 : leading
 M_9 : lagging

helps the regenerative circuit take the right decision.

\rightarrow Random decision if we had them equal, noise would then decide.

randomness is removed


M_8 : starts drawing current \rightarrow discharge C_{right}



V_2 was

C_{left} charges upto V_{dd}

M_9 again turns off



if a is small (50mV) \rightarrow both M_8 and M_9 are in moderate region

(drawn)

$I_{M_8} > I_{M_9}$

C_2 won't be charged as earlier, trying to be discharged

M_8 will draw more current

C_2 will receive less current,

C_1 also will, but charging rate of C_2 will reduce more

\rightarrow C_2 current becomes opposite in dirⁿ when $I_{M_8} > I_{Bias}$.

M_9 always lags

M_8 becomes stronger by +ve FDBK.

M_9 turns off or M_1 reaches ohmic region

as V_1 crosses threshold of NOT gate

→ C_1 & C_2 observe redⁿ in charging current → C_2 gets discharged more or less charged → V_2 will reduce faster

V_1 reaches V_{DD} ← give it enough time ← V_1 increases ← M_9 draws even less current ← goes below

→ Time constant = $f(gm)$ → changing with time.


$V_{in1} > V_{in2} \rightarrow \Delta I \text{ is } +ve \Rightarrow V_{out1} \Rightarrow H$
 $V_{out2} \Rightarrow L$
(COMPARATOR)

∞ -time : C_1 charges completely
 C_2 discharges completely

cross coupled transistors → +ve FDBK

CS amplifier → inverting amplifier

propagation delay of NOT gate



Loop gain, $A_1 A_2 > 0$

Total delay = $D_1 + D_2 + D_3$
circuit itself

$D_2 < D_1$

↓ : D_1 ↓

↳ D_2 also ↓

depends on τ → determined by C

$$V_{out1}(t) = A e^{t/\tau} = V_1(t) - V_2(t)$$

(discharging)

$$\Delta V_1(t) = B_1 (e^{t/\tau} - 1)$$

$$\Delta V_2(t) = B_2 (e^{t/\tau} - 1)$$

(charge)

M_8 & M_9 are ON → $\Delta V_1(t) = B e^{t/\tau}$
 $\Delta V_1(0^+) = a$

$\Delta V_2(t) = B_2 e^{t/\tau}$
 $\Delta V_2(0^+) = -a$

($a > 0$)

$\Delta V_1(t) = a e^{t/\tau}$	$\Delta V_2(t) = -a e^{t/\tau}$
--------------------------------	---------------------------------

T : calculated at a particular V_{ge}

initial time: V_{th} across M_x & M_y

CMOS inverter \rightarrow threshold $= \frac{V_{DD}}{2}$






$\Delta Input$
 $\Delta Inv_1 = V_{th}$ if $V_{th} < \frac{V_{DD}}{2}$
 OR
 $\frac{V_{DD}}{2} - V_{th}$

$Inv_2 = \frac{V_{th}}{OR} \frac{V_{DD}}{2} - V_{th}$
 $V_{th} < \frac{V_{DD}}{2}$


when $Inv_1 = V_{th}$

Input of inverter doesn't behave the same for both (one of them gives faster)


dynamic regenerative circuit



output can't change instantly



Delays \rightarrow (Turn the circuit ON) + (delay of the regen. circuit)



Clocked- current source

can be made OFF when we want to, saves power

(FLASH ADC \rightarrow Imp.)

(Turn off the earlier stage) during decision making

otherwise very high current needed