

Q1) We have $R = 100\text{ k}\Omega$, $C = 1\text{ nF}$

Initial condition $Q = 0$; $\bar{Q} = V_{DD} \Rightarrow V_C = 0$

Q2) When V_{Trigger} goes low, comparator 2 o/p goes high, $Q = V_{DD}$; $\bar{Q} = 0$

Transistor Q is off \therefore hence capacitor C starts charging

$$V_C(t) = V_{DD} (1 - e^{-t/RC}) \quad \text{--- } \langle 1 \text{ mark} \rangle$$

When $V_C(t)$ reaches $\frac{2}{3} V_{DD}$, o/p of comparator 1 goes high

Hence $Q = 0$ & $\bar{Q} = V_{DD} \Rightarrow V_C = 0$


$$V_C(t=0) = 0 \quad V_C(t=T) = \frac{2}{3} V_{DD}$$

$$\therefore \frac{2}{3} V_{DD} = V_{DD} (1 - e^{-T/RC})$$

$$T = R \cdot C \cdot \ln(3) \quad \text{--- } \langle 1 \text{ mark} \rangle$$

When $R = 100\text{ k}\Omega$ & $C = 1\text{ nF}$

$$T_{ON} = 100\text{ k} \times 1\text{ n} \times \ln(3) = 109.9\text{ }\mu\text{s} \approx 110\text{ }\mu\text{s} \quad \text{--- } \langle 1 \text{ mark} \rangle$$





$\langle \text{graph} = 1 \text{ mark} \rangle$
 $\langle \text{Annotation } 0.5 \text{ mark} \rangle$


$\langle \text{graph} = 1 \text{ mark} \rangle$
 $\langle \text{Annotation } 0.5 \text{ mark} \rangle$

b) when $C = 1\text{ nF}$ & $R = 50\text{ k}\Omega$

then $T = \ln(3) \times R \times C = 54.9\text{ }\mu\text{s} \approx 55\text{ }\mu\text{s}$ < 0.5 mark>





< 1 mark>




< 0.5 mark>

when $C = 1\text{ nF}$ & $R = 200\text{ k}\Omega$

then $T = \ln(3) \times R \times C = 219.7\text{ }\mu\text{s} \approx 220\text{ }\mu\text{s}$ < 0.5 mark>



< 1 mark>



< 0.5 mark>



Q2) we have $V_{Fullscale} = 1.6V$

$n = 4$ bits

a) $\Delta = V_{LSB} = \frac{1.6}{2^4} = \frac{1.6}{16} = 0.1V$ < 2 mark>


b) ADC o/p switches at $50mV$, (i.e. $\frac{LSB}{2}$).

i/p V	o/p of ADC
0.15V	0010 — < 0.5 mark>
0.3V	0011 — < 0.5 mark>
0.5V	0101 — < 0.5 mark>
0.04V	0000 — < 0.5 mark>



c) $LSB_{DAC} = LSB_{ADC}$

DAC i/p	DAC o/p
0010	0.2V — < 0.5 mark>
0011	0.3V — < 0.5 mark>
0101	0.5V — < 0.5 mark>
0000	0V — < 0.5 mark>



(d) $V_{out_comp}(t) = V_{out(0)} e^{t/\tau}$; $\tau = 0.4 \mu s$ $V_{out(0)} = 10 mV$

for comparator to switch, $V_{out_comp}(t)$ should cross 1V

$\therefore 1V = 10m e^{T/0.4\mu}$ — < 1 mark >

$\therefore T = 1.84 \mu sec$

Thus maximum delay of comparator is 1.84 μs — < 1 mark >