

Clock domain1

FIFO

Clock domain2

tx
module

rx
module

Depth

queue

write_pointer

read_pointer

controller

clk1

clk2

