
CSCI 509

OPERATING SYSTEMS INTERNALS

PAGING




Physical Memory



FRAGMENTATION

Q: Can we have external Fragmentation?






FRAGMENTATION

Q: Can we have external Fragmentation?

All memory holes are made up of a multiple of pages (1x, 2x, ...) since frame size = page size.

No External Fragmentation!






INTERNAL FRAGMENTATION


A process might not use its last page fully ...

Internal fragmentation still exists.






- Every address resolution needs to go through the Page Table.
- How large is the page table?






- Assume 32-bit machine.
- If page size is 1 KB, how large would the page table be?






- Assume 32-bit machine.
- If page size is 1 KB, how large would the page table be?
- Need to calculate m-n






- Assume 32-bit machine.
- If page size is 1 KB, how large would the page table be?
- Need to calculate m-n
- m = 32






- Assume 32-bit machine.
- If page size is 1 KB, how large would the page table be?
- Need to calculate m-n
- m = 32
- $n = 10 = (2^10 = 1KB)$






- Assume 32-bit machine.
- If page size is 1 KB, how large would the page table be?
- Need to calculate m-n
- m = 32
- $n = 10 = (2^10 = 1KB)$
- m-n = 22
- # entries in table: 2²²
- Size of table 4 bytes (32-bites) $\times 2^{22} MB = 16 MB$.






- Page table needs to be saved in memory.
- A page-table base register (PTBR) can be used to save the address of the page table.
- Entry is retrieved from memory.






- Page table needs to be saved in memory.
- A page-table base register (PTBR) can be used to save the address of the page table.
- Entry is retrieved from memory.
- Q:What are the disadvantages of this approach?








- Page table needs to be saved in memory.
- A page-table base register (PTBR) can be used to save the address of the page table.
- Entry is retrieved from memory.
- Q:What are the disadvantages of this approach?
- Extremely slow!





























PAGING VS SEGMENTATION








PAGING VS SEGMENTATION






- I. Fixed page size (logical).
- 2. Fixed frame size (physical) = page size.
- Contiguous virtual (logical) address.
 Programmer doesn't see <p,d> but just an address.
- 4. Not all Pages need to be in memory!











$$m = 32$$






- Given a 32-bit machine with a page size of 512 bytes. What would be the page table size?
- m = 32
- Page size = 512 bytes






- m = 32
- Page size = 512 bytes \rightarrow 2⁹ \rightarrow n= log₂(512) = 9.






- m = 32
- Page size = 512 bytes \rightarrow 29 \rightarrow n= log₂(512) = 9.
- m-n = 32-9 = 23 \rightarrow 2²³ possible pages (2^(m-n))






- = m = 32
- Page size = 512 bytes \rightarrow 2⁹ \rightarrow n= log₂(512) = 9.
- m-n = 32-9 = 23 \rightarrow 2²³ possible pages (2^(m-n))
- One entry for each page, each entry is 32-bit = 4 bytes.






- m = 32
- Page size = 512 bytes \rightarrow 2⁹ \rightarrow n= log₂(512) = 9.
- m-n = 32-9 = 23 \rightarrow 2²³ possible pages (2^(m-n))
- One entry for each page, each entry is 32-bit = 4 bytes.
- Total size of page table: number of entries x size of entry:






- m = 32
- Page size = 512 bytes \rightarrow 29 \rightarrow n= log₂(512) = 9.
- m-n = 32-9 = 23 \rightarrow 2²³ possible pages (2^(m-n))
- One entry for each page, each entry is 32-bit = 4 bytes.
- Total size of page table: number of entries x size of entry: 4 bytes x $2^{23} = 2^{25}$ bytes= 32 MB.






PAGE TABLE LENGTH

- Processes rarely used their entire virtual address space.
- Some page numbers in the page tables can thus be "empty".









PAGE TABLE LENGTH

- Processes rarely used their entire virtual address space.
- Some page numbers in the page tables can thus be "empty".








PAGE TABLE LENGTH


- Processes rarely used their entire virtual address space.
- Some page numbers in the page tables can thus be "empty".
- An valid-invalid bit can be added to indicate whether a logical address is valid or not.





PAGE TABLE LENGTH


- Processes rarely used their entire virtual address space.
- Some page numbers in the page tables can thus be "empty".
- An valid-invalid bit can be added to indicate whether a logical address is valid or not.
- Q: Disadvantage?






PAGE TABLE LENGTH

- Processes rarely used their entire virtual address space.
- Some page numbers in the page tables can thus be "empty".
- An valid-invalid bit can be added to indicate whether a logical address is valid or not.
- Q: Disadvantage? We still have to store a table containing all the entries .. Which can be huge and wasteful.






- Alternative: A Page Table Length Register (PTLR) can be used to store the length of the table instead.
- Any address issued will be compared to this register value.





- Alternative: A Page Table Length Register (PTLR) can be used to store the length of the table instead.
- Any address issued will be compared to this register value.
- Q:What should be the value of PTLR in this example?






- Alternative: A Page Table Length Register (PTLR) can be used to store the length of the table instead.
- Any address issued will be compared to this register value.
- Q:What should be the value of PTLR in this example?



A: 5 B: 9 C: 7


D: 12,287






- Alternative: A Page Table Length Register (PTLR) can be used to store the length of the table instead.
- Any address issued will be compared to this register value.
- Q:What should be the value of PTLR in this example?






D: 12,287






- Will it cause a hit or miss at the TLB? Explain.
- Will this attempt cause a page fault?
 Explain.
- What is the frame number (physical frame address) retrieved? Explain.
- What byte address does the process attempt to access? Explain.






TLB Hit or Miss?






TLB Hit or Miss?






■ TLB Hit or Miss? Miss






Page Fault?





0111 = 7 in decimal Check 8th entry


Page Fault?





0111 = 7 in decimal Check 8th entry


Page Fault?





0111 = 7 in decimal Check 8th entry


Page Fault? No page fault!






0111 = 7 in decimal Check 8th entry

Page Fault? No page fault!






Frame retrieved?






Frame retrieved? Frame #3





Byte offset in the physical address?





- Byte offset in the physical address?
- Same as logical: 010

