Name: Nimna Nasiv
Reg No: 19-CP-35
Section: Alpha
Date: -Dec-2021
Submitted to: Sir Majid
Digital Stand Parada
Digital Signal Processing Assignment: 1
in the state of th
Questions:
Question: 1
What is meant by oligital Signal Processor? Explain architecture
of any of the digital Signal processor.
Digital Signal Processor:
A digital Signal processor is a specialized microprocessi
chip, with its architecture optimized for the operational needs
for digital signal processing Dsp's are fabricated on Mos
integrated circuits chips. They are widely used in audio
signal processing itelerammunication adjutal image processing.
Tadas, sonar and speech recognition systems and in
common consumer electronic devices such as mobile phones
disk drives and high definition television products. The
goal of DSP is usually to measure, filter or compress
continuous real world analog signal. Most general
purpose m'eroprocesser can also enecute digital signal
processing algorithms successfully but may not be able
to keep up with such processing continuously in real
time.

Architecture: DSP's often use special memory architectures that are able to fetch multiple data or instructions at the Same time The architecture of a DSP is aptimized specifically for digital signal processing Software Architecture: By the standards of general purpose processors, DSP instruction sets are often highly irregular, while traditional instruction sets are made up of more general instructions that allow them to perform a wider variety of operations instruction sets optimized for Digital Signal processing contain instructions for common mathematical operations that occur Frequently in DSP calculations Both traditional and DSP. optimized instruction sets are able to compute any orbitrary operation but an operation that might require multiple ARM or 2/86 instructions to compute might require only one instruction in a DSP oftimized instruction set. Even with modern compiler instructions optimizations handoptimized assembly code is more efficient and many common algorithms involved in DSP calculations are hand written in order to take full advantage of architectura optimizations. Instruction set: Multiply - accumulates (MACs including fixed multiply) * used entensively in all kinds of matrix. · consolution for Altering · polynomial evaluation . Dot product

CIO CIU
· FIR Fillers · Fast Fourier Transform
* Related ISA and instructions
. SIMO
· VLIW
· superscalar architecture
* Specialized instructions for modulo addressing in ring
buffers and bit reversed addressing made for FFT cross-
referencing:
Data Instructions:
· saturation anthmetic, in which operations that produce
overflows will accumulate at the maximum (or minimum)
values that the register can hold rather than corapping
around doesn't overflow to minimum as in many general
purpose cPUs instead it stays at maximum
Fined point arithmetic is often used to speed up
arithmetic processing.
. Single - cycle operations to increase the benefits of pipelining
Program flow:
· Floating-point unit integrated directly into the data path.
Phollo 1 Architecture
. Highly parallel multiplies accumulators (MITC) unit
· Hardware Conholled looping
Dayl and Architecture:
In application, hardware architecture refers to the
the bas of a system's lingsical composition
The block of the second of the
model, allows hardware designers to understand how their
mager 1 extracts

components fit into a system architecture, provides to software component designers important information needed for software development and Integration. The need to effectively model how separate physical components combine to farm complex systems is important over a wide range of applications, including (PDAs), rell phones, satellites and submarine Memory Architecture: DsPs are usually optimized for streaming data and use special memory architectures that are able to forch multiple data or instructions at the same time, such as the Harvard architecture or Modified von Neuman architecture, which are use separate program and data memories DSPs can sometimes vely on supporting code to know about cache hierarchies and the associated delays. This Is a trade off that allows for better Performance In addition, entensive use of DMA is employed. Addressing and virtual Memory: DSPs frequently use multi-tasking operating systems, but have no support for virtual memory or memory protect Ion operating systems that use virtual memory require more time for context switching among processors, which increases. latency. · Hardware modulo Addressing: · Allow chrowlar buffers to be implemented without having to test for wrapping · Bit yevened addressing, a special addressing mode · useful for calculating FFT's

Question: 2
Apply Convolution Sum on the following sequence
(0 n < 0
a 0 <n<n1< td=""></n<n1<>
h[n] = 7 0 N<0 < N2
$a^{n-N_2} \qquad N_2 \leq n \leq N_2 + N_1$
$\binom{0}{n} > N_2 + N_1$
Solution:
y[n] = x[n] * h[n] y[n] = 3 x[x] h[n-K] n=-0
In this y [n] = & h[k] n[n-k]
x[n] h[n]; where a=07
0 1 2 3 D O N, N2 N2+N1
For Convolution:
reflect one signal
η[-K]
-3-2-1-0
First Interval: (n < 0)
For n<0 there will be no overlapping sample between n [-12] and h [K]

y[n] = 2 x[n-k] h[k]
y(n) = 0
Second Interval: (0 4 n 4 NI)
- for (0 < n < N1)
overlapping samples will increase
y[n] = ≤ h[k] n[n-k]
4[n]= 10 at (1)
$y(n) = \frac{3^n}{\kappa} a^{\kappa}$
$y(n) = a^{\circ} - a^{n+1}$: $z = a^{\circ} - a^{n+1}$
$y[n] = 1 - a^{n+1}$
1-a
Third Interval: (N1 < N < N2)
There will be constant no of overlapping samples: y[n] = 500 h(K) x (n-k)
y(n) = 5" ak (1)
Apply formula of geometric series 1 - a Ni+1
1-a

THE THURSDAY MAN TO SELECT STREET

Fourth Interval: (N2 < n N2+N)	
There will be increased	
There will be increasing number of overlapping	Samples
y[n] = 2" h[k] n[n-k]	
K	
4[n] = 5 NI+N2 h(k) n(n-k)	
K = NL	
y [n] = 5" a" + 5" a(k-N2)	
K=0 K=N1	
$= a^{\epsilon} - a^{N_1+1} + 1 - a^{n+1}$	
1-a 1-a	
$= 1 - a^{N_1+1} + 1 - a^{n+1}$	
$\frac{1-a}{1-a^{N_1+1}+1-a^{n+1}}$	
$= 1 - \alpha^{n+1} + 1 - \alpha^{n+1}$	3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
1-a	
$= 2 - \alpha^{(N+1)} - \alpha^{(n+1)}$	
1-a	
FiFth Interval: (n > NL+NI)	***************************************
Constant no of overlapping samples.	***************************************
4[n] = 51 ×[n-k] h(k)	
K = - 20	· Oat
= 2 ^{NI} a* + 2 ^{NI+N2} a*-N2	461
L- N	m=K-NL
I NI NI NI	K =0
= 4 N1 a" + 3 N1 am	m = - N2
K 20 X-0	M = 0 K = N2
= 3" ak + 3" ak	The second second second
k=0	***************************************
= 2 2 1 NI ak	
K=0	

	2 (1-a(Ni+1))	温山
Contractive desired and the contraction of the cont	1-0	THE REAL PROPERTY.
		IIIII.
503	0 n 20	
7(0)=	$\frac{1-a^{n+1}}{2} \qquad 0 \leq n \leq N_1$	1000
	1-a NI NI CN ZN2	
***************************************	1-a NI < N < N2	
Marie amandariaman amandariam	$2 - a^{N_1+1} - a^{n+1} N_1 \le n \le (N_1 + N_2)$	
	1-0	
	$(2(1-a^{N_1+1}))$ $n > (N_1+N_2)$	
	(1-a)	1
		1
Question: 3		
	tem with input n [n] and output y [n] that	
	lifference equation	
	= ny[n-1] + n[n]	1
The system is	casual and satisfies initial-rest conditions	1
	o for n < no; then y(n) = o for n < no	
	,	1
a) if n[n] = 8	S[n], determine y[n] for all n.	-
Solution:		
	for n=0;	**
45070 (0) 45	0-1] + 7[0]	
2 0 + 7	107	
= 7[0]	P 7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
	A	
<u> </u>		****
For n > 0	***************************************	****

462 0 51 17 .62	
-467 · (1) 4[1-1] + m[1]	
363 = 4(0) + 8(1)	7/17 = 8(1)
457 2 45 22 357	
9[2]= 2 9[2-1]+ N[2]	***************************************
457 - 2 4 57 + 8 527	X[n] = S[n]
-9[2] = 2(1) + 0 = 2	***************************************
-9(3) = 3 y [3-1] + x [3]	
467 = 34[2] + 8[3]	[n] 2 = [n] r
4[3] = 3(2) +0 = 6	
y [4] = 4 y [4-1] + x [4]	
	x[n] = S[n]
4(4) = 4(6) + 0 = 24	
y(s) = 5 y(s-1) + x(s)	
4[5] = 5 4 [4] + n [5]	
- 5 (24) + 8 [5]	
457 = 120 +0 = 120	
so; y[n] = h[n] = n!	for n>0
Now for n < 0	
y[n] = ny[n-1] + n[n]	
ny[n-1] = y[n] - x[n]	7(n)= 8 [n]
	7 [-1] = S[-1]
y [n-1] =] [y [n] - x [n]	2613-06-17
	7(-1) = 0
4[n] = 1 / y [n+1] -n [n+1]	
n (- ()	
80 ;	
4[-1]= 1 [4(-1+1)-7(-1+1)] = -1[9(0)-N(0)] =0
$9(-1) = 1 \left(9(-1+1) - 7(-1+1) \right) = -1$	
	/ N / N 1 / N
4[-2] = 1 y (-2+1) - n (-2+1) = -1 y ((-1) - x(0) = -1 (0)=0
3 -2 () 2 (J Z

$y[-3] = \frac{1}{3} \left[y(-3+1) - x(-3+1) \right] = \frac{1}{3} \left[y(-2) - x(-2) \right] = \frac{1}{3} (0) = 0$
mass 1 4507=0 & 0 < 0
In general y(n)=0 for n <0
overall result is: y[n]= n!+0 = n!
b) Is the system linear? Justify your answer.
To determine if the system is linear consider the input
y[n] = a 8[n] + b 8[n]
y[n] =0; for n <0
4[0] = a 8[0] + b 8[0]
= a+b
4[1] = a+b
y[2] = 2(a+b)
y[8]= 6 (a+b)
y [4] = 24(a+b)
4 [5] = 120 (a+b)
Because the output of the superposition of two input signal is
and the output of the second o
equivalent to the superposition of the individual output of the
System 1s linear.
c) Is the system time invariant? Justify your answer. 7 [n] = 8 [n-1]
4[n]-0 fa n <0
4[6] -0
9[1] = 1
9[2] = 2
J[3] = 6
9(4)=24
using hing from partia
h(n-1) = (n-1)! u[n-1] + y[n] = n(n] = 8(n-1)
N(N-1) = (11-1) 10(11-1) 7 3030 N(1) - 3(11)
So it is not time invariant system.

THE RESIDENCE WHEN THE PROPERTY OF THE PARTY OF THE PARTY