- Power-On Reset Generator
- Automatic Reset Generation After Voltage Drop
- RESET Output Defined From $V_{CC} \ge 1 \text{ V}$
- Precision Voltage Sensor
- Temperature-Compensated Voltage Reference
- True and Complement Reset Outputs
- Externally Adjustable Pulse Duration


description

The TL7702B, TL7733B, and TL7705B are integrated-circuit supply-voltage supervisors designed for use as reset controllers in microcomputer and microprocessor systems. The supply-voltage supervisor monitors the supply for undervoltage conditions at the SENSE input. During power up, the RESET output becomes active (low) when V_{CC} attains a value approaching 1 V. As V_{CC} approaches 3 V (assuming that SENSE is above V_{T+}), the delay timer function activates a time delay, after which outputs RESET and RESET go inactive (high and low, respectively). When an undervoltage condition occurs during normal operation, outputs RESET and RESET go active. To ensure that a complete reset occurs, the reset outputs remain active for a time delay after the voltage at the SENSE input exceeds the positive-going threshold value. The time delay is determined by the value of the external capacitor CT: $t_d \approx 2.6 \times 10^4 \times C_T$, where C_T is in farads (F) and t_d is in seconds (s).


An external capacitor (typically 0.1 μ F) must be connected to REF to reduce the influence of fast transients in the supply voltage.

TL77xxBC...D OR P PACKAGE
TL7705BM...JG PACKAGE
TL7705BQ...D PACKAGE
(TOP VIEW)

REF 1 8 V_{CC}
RESIN 1 2 7 I SENSE




TL7705BM . . . U PACKAGE (TOP VIEW)



NC - No internal connection

TL7705BM . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

The TL7702BC, TL7733BC, and TL7705BC are characterized for operation from 0° C to 70° C. The TL7702BI, TL7733BI, and TL7705BI are characterized for operation from -40° C to 85° C. The TL7705BQ is characterized for operation from -40° C to 125° C. The TL7705BM is characterized for operation from -55° C to 125° C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




AVAILABLE OPTIONS

	PACKAGED DEVICES								
TA	SMALL OUTLINE (D)	CHIP CARRIER (FK)	CERAMIC DIP (JG)	PLASTIC DIP (P)	CERAMIC FLATPACK (U)				
	TL7702BCD	_		TL7702BCP	_				
0°C to 70°C	TL7733BCD	_		TL7733BCP	_				
	TL7705BCD	_	_	TL7705BCP	_				
	TL7702BID	_	_	TL7702BIP	_				
–40°C to 85°C	TL7733BID	_	_	TL7733BIP	_				
	TL7705BID	_	_	TL7705BIP	_				
-40°C to 125°C	TL7705BQD	_	_		_				
–55°C to 125°C	_	TL7705BMFK	TL7705BMJG	_	TL7705BMU				

The D package is available taped and reeled. Add the suffix R to device type (e.g., TL7702BCDR).

functional block diagram

The functional block diagram is shown for illustrative purposes only; the actual circuit includes a trimming network to adjust the reference voltage and sense-comparator trip point.




Pin numbers shown are for the D, JG, and P packages.

NOTE A: TL7702B: R1 = 0Ω , R2 = open

TL7705B: R1 = 23 k Ω , R2 = 10 k Ω , nominal TL7733B: R1 = 11.3 k Ω , R2 = 10 k Ω , nominal



typical timing diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC} (see Note 1)	20 V
Input voltage range, V _I : RESIN	0.3 V to 20 V
SENSE	0.3 V to 20 V
High-level output current, I _{OH} (RESET)	–30 mA
Low-level output current, IOL (RESET)	30 mA
Package thermal impedance, θ _{JA} (see Notes 2 and 3): D package	97°C/W
P package	85°C/W
Case temperature for 60 seconds, T _C : FK package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: JG or U packages	300°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or P packages	260°C
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values are with respect to the network ground terminal.
 - 2. Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions

		MIN	MAX	UNIT
Vcc	Supply voltage	3.6	18	V
VIH	High-level input voltage RESIN	2	18	V
VIL	Low-level input voltage RESIN	0	0.8	V
٧ _I	Input voltage SENSE	0	18	V
ЮН	High-level output current RESET		20	mA
loL	Low-level output current RESET		20	mA
	TL770xBC	-0	70	
т.	TL770xBI	-40	85	°C
T_A	Operating free-air temperature range TL7705BQ	-40	125	C
	TL7705BM	-55	125	 -



TL7702B, TL7705B, TL7733B SUPPLY-VOLTAGE SUPERVISORS

SLVS037K - SEPTEMBER 1989 - REVISED APRIL 2002

electrical characteristics over recommended operating conditions (unless otherwise noted)

PARAMETER			TEST CONDITIONS†		TL77xxBC TL77xxBI TL7705BQ			UNIT	
						MIN	TYP	MAX	
Vон	High-level output vo	oltage, RES	ET	I _{OH} = -16 mA		V _{CC} -1.5			V
VOL	Low-level output vo	ltage, RES	ET	I _{OL} = 16 mA				0.4	V
V _{ref}	Reference voltage			$I_{ref} = 500 \mu A$,	$T_A = 25^{\circ}C$	2.48	2.53	2.58	V
			TL7702B			2.505	2.53	2.555	
			TL7733B	T _A = 25°C		3.03	3.08	3.13	
\ \/	Negative-going		TL7705B			4.5	4.55	4.6	
VIT-	input threshold volta at SENSE input	age	TL7702B			2.48	2.53	2.58	·
	at oritor input		TL7733B	T _A = full range‡		3	3.08	3.16	
		TL7705B		1		4.45	4.55	4.65	
			TL7702B		T _A = 25°C		10		
V_{hys}	Hysteresis, SENSE	ISE	TL7733B	$V_{CC} = 3.6 \text{ V to } 18 \text{ V},$			10		mV
'	$(V_{IT+} - V_{IT-})$		TL7705B	7 **			30		
V _{res} §	Power-up reset volt	tage	•	I _{OL} at RESET = 2 mA,	T _A = 25°C			1	V
	Input current	RESIN		$V_I = 0.4 \text{ V to V}_{CC}$				-10	
†ı		SENSE	TL7702B	V _I = V _{ref} to 18 V			-0.1	-2	μΑ
ЮН	High-level output current, RESET		V _O = 18 V,	See Figure 1			50	μΑ	
lOL	Low-level output current, RESET		V _O = 0 V,	See Figure 1			-50	μΑ	
	Committee accomment			V _{SENSE} = 15 V,	RESIN ≥ 2 V		1.8	3	^
ICC	ICC Supply current			V _{CC} = 18 V,	T _A = full range [‡]			3.5	mA

 $^{^{\}dagger}$ All electrical characteristics are measured with 0.1- μF capacitors connected at REF, CT, and V_{CC} to GND.

switching characteristics, V_{CC} = 5 V, C_T open, T_A = 25°C

PARAMETER		FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	TL77xxBC TL77xxBI TL7705BQ			UNIT
					MIN	TYP	MAX	
tPLH	Propagation delay time from low- to high-level output	RESIN	RESET	See Figures 4. 2. and 2.		270	500	ns
tPHL	Propagation delay time from high- to low-level output	RESIN	RESET	See Figures 1, 2, and 3		270	500	ns
	Effective pulse duration	RESIN		See Figure 2		150		
t _W	Effective pulse duration	SENSE		See Figure 2		100		ns
t _r	Rise time		DECET				75	no
t _f	Fall time		RESET	See Figures 1 and 3		150	200	ns
t _r	t _r Rise time		RESET	See rigules I alia s		75	150	20
t _f	Fall time		RESET				50	ns

[‡] Full range is 0°C to 70°C for the C-suffix devices, –40°C to 85°C for the I-suffix devices, and –40°C to 125°C for the Q-suffix device. § This is the lowest voltage at which RESET becomes active.

SLVS037K - SEPTEMBER 1989 - REVISED APRIL 2002

electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST SOMBITIONS!		TL7705BM			UNIT	
PARAMETER		TEST CONDI	TEST CONDITIONS†		TYP	MAX	ONII		
Vон	High-level output vo	oltage, RES	ET	I _{OH} = -16 mA		V _{CC} -1.5			V
VOL	Low-level output vo	ltage, RESI	ΞT	I _{OL} = 16 mA				0.4	V
V _{ref}	Reference voltage			$I_{ref} = 500 \mu A$,	T _A = 25°C	2.48	2.53	2.58	V
			TL7702B	T. 25°C		2.505	2.53	2.555	
\ \ _V	Negative-going		TL7705B	T _A = 25°C		4.5	4.55	4.6	V
VIT-	input threshold volta at SENSE input	age	TL7702B			2.48	2.53	2.58	\ \ \
	a. 0pa.		TL7705B	$T_A = -55^{\circ}C$ to 125°C		4.45	4.55	4.65	
1/.	Hysteresis, SENSE (V _{IT+} – V _{IT-})		TL7702B	V _{CC} = 3.6 V to 18 V,	T _A = 25°C		10		\/
V _{hys}			TL7705B				30		mV
v _{res} ‡	Power-up reset vol	tage		I _{OL} at RESET = 2 mA,	T _A = 25°C			1	V
1.	lanut aurrant	RESIN		$V_I = 0.4 \text{ V to } V_{CC}$				-10	^
'1	Input current	SENSE	TL7702B	$V_I = V_{ref}$ to $V_{CC} - 1.5 V$			-0.1	-2	μΑ
ЮН	High-level output current, RESET		V _O = 18 V				50	μΑ	
lOL	Low-level output current, RESET			V _O = 0				-50	μΑ
	I _{CC} Supply current			V _{SENSE} = 15 V,	RESIN ≥ 2 V		1.8	3	
Icc				V _{CC} = 18 V,	$T_A = -55^{\circ}C$ to 125°C			4	mA


[†] All electrical characteristics are measured with 0.1-μF capacitors connected at REF, CT, and V_{CC} to GND. ‡ This is the lowest value at which RESET becomes active.

switching characteristics, V_{CC} = 5 V, C_T open, T_A = 25°C

PARAMETER		FROM	то	TEST CONDITIONS	TL7705BM			UNIT	
	PARAIVIETER	(INPUT)	(OUTPUT)	UTPUT) TEST CONDITIONS		TYP	MAX	UNIT	
tPLH	Propagation delay time from low- to high-level output	RESIN	RESET	Con Figures 4, 2, and 2		270	500*	ns	
^t PHL	Propagation delay time from high- to low-level output	RESIN	RESET	See Figures 1, 2, and 3		270	500*	ns	
	Effective makes shows the	RESIN		Coo Figure 2		150		ns	
t _W	Effective pulse duration	SENSE		See Figure 2		100			
t _r	Rise time		DEGET				75*	20	
tf	Fall time		RESET	Coo Figures 4 and 2		150	200*	ns	
t _r	Rise time		RESET	See Figures 1 and 3		75	150*	ns	
tf	Fall time		KESET				50*	110	

^{*} On products compliant to MIL-PRF-38535, these parameters are not production tested.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. For I_{OL} and I_{OH} , R_L = 10 k Ω . For all switching characteristics, R_L = 511 Ω . B. This figure includes jig and probe capacitance.

Figure 1. RESET and RESET Output Configurations



Figure 2. Input Pulse Definition







Figure 3. Voltage Waveforms




TYPICAL CHARACTERISTICS[†]









[†] For proper operation, both RESET and RESET should be terminated with resistors of similar value. Failure to do so may cause unwanted plateauing in either output waveform during switching.



APPLICATION INFORMATION




Figure 8. System Reset Controller With Undervoltage Sensing

When the TL770xB SENSE terminal is used to monitor V_{CC} , a current-limiting resistor in series with C_T is recommended. During normal operation, the timing capacitor is charged by the onboard current source to approximately V_{CC} or an internal voltage clamp (\approx 7.1-V zener), whichever is less. When the circuit is then subjected to an undervoltage condition during which V_{CC} is rapidly slewed down, the voltage on CT exceeds that on V_{CC} . This forward biases a secondary path internally, which falsely activates the outputs. A fault is indicated when V_{CC} drops below V_(CT), not when V_{SENSE} falls below V_T...

Texas Instruments performs a 100% electrical screen to verify that the outputs do not switch with 1 mA forced into the CT terminal. Adding the external resistor, R_T, prevents false triggering. Its value is calculated as follows:

$$\frac{V_{(CT)}-V_{T_-}}{R_{\tau}}$$

Where:

 $V_{(CT)} = V_{CC}$ or 7.1 V, whichever is less $V_{T-} = 4.55 \text{ V (nom)}$

= value of series resistor required

For $V_{CC} = 5 \text{ V}$:

$$\frac{5 - 4.55}{R_{\scriptscriptstyle T}}$$
 < 1 mA

Therefore,

$$R_{\scriptscriptstyle T}$$
 > 450 Ω

Using a 20%-tolerance resistor, R_T should be greater than 560 Ω .

Adding this series resistor changes the duration of the reset pulse by no more than 10%. R_T extends the discharge of C_T , but also skews the $V_{(CT)}$ threshold. These effects tend to cancel one another. The precise percentage change can be derived theoretically, but the equation is complicated by this interaction and is dependent upon the duration of the supply-voltage fault condition.

Both outputs of the TL770xB should be terminated with similar value resistors, even when only one is being used. This prevents unwanted plateauing in either output waveform during switching, which may be interpreted as an undefined state or delay system reset.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated