


Operating System



Operating System(8 Marks)


- Basics of Operating System
 - Goals, Function and Types of Operating System
 - Comparisons: program vs process, kernel vs user mode
 - Booting of OS
 - Terms: Spiling, system call, fork, Interrupts(types: interrupt, trap), multi-tasking/programming/processing/computing
- Process Management
 - Process(type: User, System process)
 - Process control block(PCB), Process description and process switch
 - Thread((type: User and kernel) and comparison of Process vs user thread vs kernel thread)
 - States of process & Types of Scheduler(Long term, Short term, medium term scheduler)
 - CPU Scheduling or Short-term Scheduling
 - FCFS, SJF, SRTF, RR, LJF, LRTF, HRTF → Make ready queue for Round Robin
For I/O and CPU enabled process don't take Completion time from Gantt chart in hurry
 - Priority Scheduling(static, preemptive, non-preemptive, dynamic, Multi-level with and without feedback)
- Process Synchronization → Theory portion from this chapter can drain marks
 - Conditions of Synchronization mechanisms(Mutual exclusion, Progress, Bounded waiting)
 - Terms: critical section, race around condition, spinlock, priority inversion
 - Synchronization Techniques
 - Software Solutions
 - Strict alternation method: Turn Variable Dekkers Algorithms
 - Peterson solution
 - Hardware Solutions
 - Disabling interrupts
 - TSL(Test set lock)
 - Semaphore OS Solutions
 - Counting semaphore
 - Binary semaphore(Mutex)
 - Classical Problems of Synchronization with semaphore solution
 - Bounded buffer problem
 - Dining philosophers problem
- Concurrency & Deadlocks
 - Deadlocks and its necessary conditions
 - Methods of handling deadlocks
 - Deadlock Ignorance
 - Deadlock Prevention
 - Deadlock Avoidance
 - Banker's Algorithm
 - Deadlock Detection and Recovery
- Memory Management
 - Need of Multiprogramming & Know How of Memory Management(MMU and OS responsibilities)
 - Memory Allocation Techniques
 - Continuous Partition
 - Overlays
 - Partitioning(First, Next, Worst, Best Fit)
 - Static(equal, unequal)
 - Dynamic
 - Buddy System → It is a compromise between Fixed and dynamic partition
 - Non-contiguous Partition
 - Paging(Single, multi level, TLB) → Use Roundoff carefully. Final Answer can fluctuate by huge margin
 - Segmentation & Segmented Paging
 - Virtual Memory/Demand Paging
 - Page Fault and Page replacement Policy(Optional, LRU, FIFO, MRU ; Belady Anomaly)
- File System & I/O
 - File System, File Allocation Methods
 - Disk scheduling algorithms (FCFS, SSTF, SCAN, LOOK) → Draw seek diagram

OPERATING SYSTEMS

1. PROCESS MANAGEMENT

INTRODUCTION TO OS

→ Operating system is an interface between user and hardware.



→ Operating system acts as Resource Allocator. (Resource means anything like CPU, memory, printers), OS takes care of Resource Allocation (takes the responsibility to allocate CPU to some process, I/O to some process etc). Some resources cannot be shared.

→ OS acts as manager ⇒ keeps track of the resources that are allocated to particular process (Memory, process, files, security are managed by OS).

GOALS:


Primary goal = Convenience

Secondary goal = Efficiency.

Types of operating system



Batch OS, Multiprogramming, Multitasking,
multiprocess, Realtime

Batch OS



⇒ processes need two types of times they are
CPU time and I/O time.

- ⇒ After completion of one job the other will start.
- ⇒ Not useful for interactive applications.
- ⇒ Starvation.
- ⇒ Less throughput.
- ⇒ No preemption.



Multi Programming

⇒ CPU will not be kept idle

⇒ whenever a Job needs I/O then the CPU takes the next process and process it.



∴ CPU will be busy all the time.

⇒ No starvation.


⇒ Efficiency is more

⇒ More throughput.

⇒ No preemption.




② Completely the operating system takes the a.out file and creates a structure like this in the main memory.



→ The execution should not cross process boundaries. If it crosses we get Segmentation fault.

→ process Id: Unique no. that is given to a process to identify it.


→ program counter: Stores the starting point of next instruction.



→ process state: New, Ready, Running, Blocked

→ priority: Number that is assigned to the process whenever it is created.


→ GPR:



→ list of open files: While execution some files are open for reading and some for writing we should remember which files we have read/ which files we have written.

→ All this information will be present in process control block

→ Every process gets its own PCB



3. PROCESS STATES AND MULTI PROGRAMMING

(4)

States of process:

- 1> New = program present in Secondary Memory and is Ready to pick by the OS is called "New" state.
- 2> Ready = whenever we create process it will be in Ready state (process is in MainMemory).
- 3> Run - Mainmemory - only one process will be running in a single CPU.
- 4> Block and wait - Mainmemory - Run → Block / wait state
Block / wait → Ready
Ready → Run
- 5> Termination / completion - Context will be deleted, Every trace of process will be deleted.
- 6> Suspend Ready - when the main memory is full and a new process having a highest priority has arrived then a process in the mainmemory should be suspended and room must be made for new process.
- 7> Suspended wait / suspend block - Same as suspend ready the diff is instead of suspending the process in Ready state, suspend the process that are in block state. (Secondary Memory) - when a process is in suspend wait and it has completed its I/O then it makes transition to Suspend Ready.

⇒ Degree of State at,
⇒ Short Term deciding for moving
"Context-
⇒ The media is the memory


5. PROCESS

Operations on processes

Ready, Run, Block and wait - Mainmemory
New - Secondary memory.

- 1> Creation
- 2> Scheduling
- 3> Execute it
- 4> killing / Delete

4. PROCESS STATE TRANSITION DIAGRAM AND VARIOUS SCHEDULERS



6. QUESTION

Consider a system

State
Ready
Running
Blocked
Suspended

- o Process switching involves mode switching.
process switching time \gg Mode switching.

Degree of multiprogramming = No. of processes that can be present in the Ready state at maximum. (This factor is decided by Long Term scheduler) ⑤

"New" state
Memory
be
"Context-switching":

⇒ Short Term scheduler decides which process must be executed next and after deciding it will call "Dispatcher". Now, Dispatcher is the glo that is responsible for moving the process from Ready- Run and Run-Ready state. It is called

⇒ The medium/mid Term Dispatcher is responsible for swapping. Swapping is the process of moving the process from Main memory to secondary memory and from secondary memory to Main memory.




Long Term scheduler - Related to overall performance

Short Term scheduler - Related to context switching time

Medium Term scheduler - Impacts swapping time

5. PROCESS QUEUES



6. QUESTION ON PROCESS STATES

Consider a system with 'N' CPU processors and 'M' processes then.


State	min	max
Ready	0	M
Running	0	N
Block	0	M

7. VARIOUS TIMES RELATED TO PROCESS

1) Arrival time : The time at which the process enters 'Ready Queue'.

2) Burst time : The amount of CPU time required by a process to finish.

3) Completion time : The time at which the process finishes execution.




$$[CT - AT = BT + WT] \Rightarrow [CT - AT = TAT]$$

4) Turnaround Time : The difference between the completion and arrival times is called TAT.

$$TAT = CT - AT$$

5) Waiting Time :

$$WT = TAT - BT$$



6) Response time : What is the first time the process hits the CPU.

Gantt chart

→ In case

lower p

⇒ IN the
waiting ti

8. CPU SCHEDULING

Picking the process from Ready state and giving it to CPU is called CPU scheduling.

Who → Short-term scheduler

Where → Ready state to Running state

When → when a process moves from

I. a) Run → Termination

b) Run → wait

c) Run → Ready

2) New → Ready i.e. when a process is just created

3) wait → Ready ⇒ Not all time → Based on Priorities.

⇒ CONVOY

⇒ when a p
all the


PNO	1
	2
	3

Gantt chart


P1
20

$$\text{Avg WST} = \frac{19}{3}$$

$$\text{Avg TAT} = \frac{80}{3}$$



⇒ The mode is Non-preemptive because when we give a job to CPU we will not forcibly pull it from CPU. We wait until the job is finished. So the mode is Non-preemptive.



PNO	AT	BT
1	0	4
2	1	3
3	2	1
4	3	2
5	4	5

Gantt chart :

P ₁	P ₂	P ₃	P ₄	P ₅
0	4	7	8	10

(6)

(7)

h

ecution



→ In case if 2 processes have same arrival times then pick the process with lower process id / PNO.

PNO	CT	TAT = CT - AT	WT = TAT - BT
1	4	4	0
2	7	6	3
3	8	6	5
4	10	7	5
5	15	11	6

$$\text{Avg. TAT} = \frac{4+6+6+7+11}{5}$$

$$\text{Avg. WT} = \frac{0+3+5+5+6}{5}$$

⇒ IN the case of Non-preemptive version Both the Response time and waiting time of a process is same ⇒ Response time = waiting Time



10. CONVEY EFFECT

→ when a process with heavy Burst time is being scheduled by the CPU then all the other process are going to starve, this is called "convoy Effect."

PNO	AT	BT	CT	TAT	WT
1	0	20	20	20	0
2	1	2	22	21	19
3	1	1	23	22	21

Reschedule
In this way.

PNO	AT	BT	WT	TAT	CT
P ₁	1	20	2	22	23
P ₂	0	2	0	2	2
P ₃	0	1	2	3	3

Gantt Chart

P ₁	P ₂	P ₃
0 20	22	23

$$\text{Avg WT} = \frac{19+21}{3} = \frac{40}{3}$$

$$\text{Avg TAT} = \frac{20+21+22}{3} = \frac{63}{3} = 21$$

Gantt chart

P ₂	P ₃	P ₁
0 2	3	23


$$\text{Avg. WT} = \frac{0+2+2}{3} = \frac{4}{3}$$

∴ WT has drastically reduced

1. FCFS EXAMPLE

PNO	AT	BT	CT	TAT	WT
1	0	2	2	2	0
2	3	1	4	1	0
3	5	6	11	6	0

Gantt chart




→ Here no process is waiting for CPU. In fact CPU is waiting for the processes.

⇒ Queue is the simplest Data structure that is used to implement FCFS.

2. FCFS WITH OVERHEAD

→ The context switching time "8" will be given.


→ The context switching time (8) is when a process is running, we are going to stop it and schedule the other process. In between many things will happen now,



{ scheduler → dispatcher → process is ready for execution } Time taken for this entire process is called context-switching time

PNO	AT	BT
1	0	3
2	1	2
3	2	1
4	3	4
5	4	5
6	5	2

Gantt chart



⇒ Before the first process is called the scheduler will be called which in turn calls the dispatcher and the process is made available for execution. So context-switching occurs before every new process is brought to execution.

so the total life cycle takes 23ms to complete out of which 6ms is wasted for context switches and hence the Alg's efficiency decreases.

$$\text{Inefficiency} = \frac{6}{23} \times 100$$

$$\text{Efficiency } \eta = (1 - \frac{6}{23}) \times 100$$

⇒ SJF


INTRODUCTION TO SJF

Criteria - Burst time

Mode = Non-preemptive

PNO	AT	BT	CT	TAT	WT
1	1	7	8	7	0
2	2	5	16	14	9
3	3	1	9	6	5
4	4	2	11	7	5
5	5	8	24	19	11

Gantt chart



⇒ Shortest Job first Algorithm schedules the job having the least Burst time among the "AVAILABLE PROCESS."

⇒ victim of convoy effect. → Little mind bogling to think

⇒ The datastructure used is "Minheap." (Root will be the process with least Bursttime)


4. ANALYSIS OF SJF

⇒ SJF cannot be implemented practically. → Not Practical

PNO	AT	BT	CT	TAT	WT
1	0	20	20	20	0
2	1	1	21	20	19
3	2	1	23	21	20


$$\text{Avg. WT} = \frac{29}{3} = 13\text{ms.}$$

$$\text{Throughput} = \frac{3}{22}$$



PNO	AT	BT	CT	TAT	WT
1	2	20	22	20	0
2	0	1	1	1	0
3	1	1	2	1	0

Gantt chart :



$$\text{Avg. WT} = 0.$$

$$\text{Throughput} = \frac{3}{22}$$

→ No of process
→ Total schedule time

⇒ SJF gives the best throughput than any other scheduling Algorithms.


15. SJF WITH PREDICTION OF BT

SJF *Maintains No. exchanges*

- Maximum Throughput, Min AvgWT and TAT
- Starvation to longer jobs, Not implementable because BT of a process cannot be known ahead.

Solution: SJF with predicted BT

Prediction Techniques



Dynamic

- Simple Averaging
- Exponential Averaging/Aging

One of the Best method available for Burst Time predicting is "Simple Averaging"

Simple Averaging

→ Given n processes (P_1, P_2, \dots, P_n)

→ Let T_i be the actual BT.

→ Let T'_i denote the predicted BT

$$T'_{n+1} = \frac{1}{m} \sum_{i=1}^n t_i$$

Exponential Average / Aging

Ground to Reality

$$T'_{n+1} = \alpha t_n + (1-\alpha)T'_n \quad (0 \leq \alpha \leq 1) \quad \left\{ \begin{array}{l} t_n = \text{Actual BT} \\ T'_n = \text{predicted BT} \end{array} \right. \quad \alpha = \text{smoothing factor}$$

Ex: $\alpha = 0.5$, $T'_1 = 10$ actual BT $(t_1, t_2, t_3, t_4) = (4, 8, 6, 7)$ then $T'_5 = ?$

$$\text{Now, } T'_5 = (0.5)t_4 + (1-0.5)T'_4$$

$$T'_5 = (0.5)7 + (0.5)(6.75)$$

$$T'_5 = 6.875$$

$$\text{Now, } T'_4 = (0.5)t_3 + (0.5)T'_3$$

$$T'_3 = (0.5)t_2 + (0.5)T'_2$$

$$T'_2 = (0.5)t_1 + (0.5)T'_1$$

$$T'_1 = 10$$

$$\text{Now, } T'_2 = (0.5)(4) + (0.5)10 \\ = 2 + 5 = 7$$

$$T'_3 = (0.5)8 + (0.5)7 \\ = 4 + 3.5 = 7.5$$

$$T'_4 = (0.5)6 + (0.5)7.5 = 6.75$$

16. INTRO

SRTF =

Criteria =

Mode : P

PNO
1
2
3
4
5
6

Gantt chart

⇒ Cannot

⇒ Any sol
because

17. EXAMPLE

PNO
1
2
3

18. EXAMPLE

PNO
1
2
3
4

optimal Algorithm with respect
to Throughput & Wasting Times.

16. INTRODUCTION TO SRTF

SRTF = Shortest Remaining Time first.

Criteria = BT's.

Mode : pre-emptive

BT of

= 20 units

= 20 units


arrivals(5-8)

arrival(10-15)

arrival(15-20)

PNO	AT	BT	CT	TAT	WT
1	0	7	19	19	12
2	1	5	13	12	7
3	2	3	6	4	1
4	3	1	4	1	0
5	4	2	9	5	3
6	5	1	7	2	1

PNO	BT
1	7 6 0
2	5 4 0
3	8 2 1 0
4	1 0
5	7 0
6	1 0



⇒ Cannot be practically implemented. → Not Practical

⇒ Any scheduling algorithm related to BT cannot be implemented practically because BT cannot be predicted accurately.

17. EXAMPLE ON SRTF 2005

factor }

PNO	AT	BT	CT	TAT	WT
1	0	9	13	13	4
2	1	4	5	4	0
3	2	9	22	20	11

What is the Avg. WT using SRTF?

$$\text{Avg. WT} = \frac{15}{3} = 5 \text{ ms}$$

P1	P2	P2	P1	P3
0	1	9	5	13

18. EXAMPLE ON SRTF GATE 2007

T₃

T₂

T₁

s)¹⁰

+

5) 7

= 7.5

4.5 = 6.75

PNO	AT	BT	CT	TAT	WT
1	0	20	20	20	0
2	15	25	55	40	15
3	30	10	40	10	0
4	45	15	70	25	10

what is the WT of P2?


Gantt chart

P1	P1	P2	P3	P2	P2	P4
0	15	20	30	40	45	55

$$\therefore \text{WT of P}_2 = 15$$

19. ROUND ROBIN ALGORITHM

- ⇒ Many of the operating systems in practice use Round Robin Scheduling.
- ⇒ Not depending on BT
- ⇒ Simple Data structure: Queue
- ⇒ Each process is executed for TQ amount of time ($TQ = \text{Time Quantum}$)
- ⇒ Less starvation problem.



20-ROUND ROBIN EXAMPLE 1

CRITERIA: TQ+AT (First come first serve)

AND ROBIN: PREEMPTIVE


T_{QS} = Max amount of time for which a process is allowed to execute when it is scheduled.

PNO	AT	BT
1	0	4
2	1	5
3	2	2
4	3	1
5	4	6
6	6	3.

$$Tq = 2$$

Quercus

Cast iron



⇒ As the Time Quantum [\uparrow] then no. of context switches [\downarrow]

⇒ If the T_d is too large then starvation occurs.

Q.6 If we have only one process in the ready queue with burst time "m", then how many context switching will happen using round robin scheduling with time quantum q, where q is the time quantum. (Ignore the initial context switch).

Time taken to answer this question 60.02±25 ms

Show Answer **Add to Q** **View Notes** **Show Comments**

1

Cell(m/q)-1

Solution: According to the Round Robin Algorithm, it will make context switch as and when the time quantum expires. m burst time units will be split into multiple bursts of size q (time units). Therefore, there will be $m/(q-1)$ context switches in total, as the initial context switch is to be ignored.

Reference Text: Salivon (Fig 5.4, Page 14L).

Note: An actual implementation will take care of the corner cases, as you mentioned. And the number of context switch will be 0. Note that, based on the scheduling policy, even if there are more than 1 ready processes, OS might still select the process whose time slice just ran out. So this is a very useful check. You don't want to run extra code, only to find out that it makes your system slower.

0

erling(j)

Your answer is Wrong

Consider a system with n processes arriving at time $t = 0$. Scheduling overhead is ' ϵ ' seconds. Using Round Robin CPU scheduling what must be the value of time quantum ' q ' such that each process is guaranteed to get its turn on the CPU in its subsequent run exactly twice within ' T ' sec (inclusive)?

Time taken by a process to complete its execution is $T = 10.24$ sec

[Submit Answer](#) [Add Note](#) [View Rules](#) [Show Comments](#)

Ques: $|J| \cdot (2n + 1)\epsilon / 2n$

Solution:
First we verify this for smaller number of processes, say, we have 2 number of processes.
So according to the question
[i] P1 [s] P2 [s] P1 [s] P2 [s]

So since the word "inclusive" is used we have to consider all the time intervals involved here including first and last overhead(s)/context switches.

So here we can see we have 2 processes, 4 time quanta and 5 context switches
Hence for n processes, we can generalise it as:
Having $2n$ time quanta and $(2n + 1)$ context switches.

Hence,
$$2n q + (2n + 1) \epsilon = T$$

$$\therefore 2n q = T - (2n + 1)\epsilon$$

$$\therefore q = |J| \cdot (2n + 1)\epsilon / 2n$$

Hence the required time quantum is $q = |J| \cdot (2n + 1)\epsilon / 2n$

1. ROUND ROBIN Example 2

TQ=3.

PNO	AT	BT	CT	TAT	WT	RT
1	5	5	32	27	22	10
2	4	6	87	83	17	5
3	3	7	33	30	23	3
4	1	9	30	29	20	0
5	2	2	6	4	2	2
6	6	3	21	15	12	12

process Queue : $\boxed{P_4 \mid P_5 \mid P_3 \mid P_2 \mid P_1 \mid P_6 \mid P_5 \mid P_2 \mid P_4 \mid P_1 \mid P_3}$

Gantt chart : $\begin{array}{ccccccccccccccccccccc} & \text{P}_4 & \text{P}_5 & \text{P}_3 & \text{P}_2 & \text{P}_4 & \text{P}_1 & \text{P}_6 & \text{P}_5 & \text{P}_2 & \text{P}_4 & \text{P}_1 & \text{P}_3 \\ \hline 0 & \diagdown & 1 & 4 & 6 & 9 & 12 & 15 & 18 & 21 & 24 & 27 & 30 & 32 & 33 \end{array}$

PNO	BT
1	5 \neq 0
2	6 \neq 0
3	7 \neq 0
4	9 \neq 0
5	2 \neq 0
6	3 \neq 0

Response Time (RT): The diff b/w the time at which a job is submitted to CPU and the time which CPU starts scheduling it.

Ex: P_1 has been given to CPU at 5 (AT) but CPU started ' P_1 ' at 15 (look at Gantt chart)
 $\therefore (RT)_{P_1} = 15 - 5 = 10$.

TQ CS RT
 \uparrow \downarrow \uparrow
 \downarrow \uparrow \downarrow

If $TQ = \infty$ then Round Robin will become FCFS.

2. ROUND ROBIN EXAMPLE-3

Consider 4 Jobs P_1, P_2, P_3 and P_4 arriving in Ready Queue in the same order at time $t=0$. If BT requirements of these jobs are 4, 1, 8, 1 respectively, what is the completion time of P_1 , assuming Round Robin with $TQ=1$?

PNO	AT	BT	CT
P_1	0	4	9
P_2	0	1	2
P_3	0	8	14
P_4	0	1	9

Queue: $\boxed{P_1 \mid P_2 \mid P_3 \mid P_4 \mid P_1 \mid P_3 \mid P_2 \mid P_4 \mid P_1 \mid P_3}$


Gantt chart: $\begin{array}{cccccccccccccc} & \text{P}_1 & \text{P}_2 & \text{P}_3 & \text{P}_4 & \text{P}_1 & \text{P}_3 & \text{P}_2 & \text{P}_4 & \text{P}_1 & \text{P}_3 \\ \hline 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 10 & 11 & 12 & 13 & 14 \end{array}$

$\therefore (CT)_{P_1} = 9$

23. ROUND ROBIN EXAMPLE 4


Consider 'n' processes sharing the CPU in RR fashion. If the context switching time is 'S' units, what must be the time quantum 'Q' such that the no. of context switches are reduced, but at the same time each process is guaranteed to get the turn at the CPU for every 't' seconds?

Let the processes be



Context switch time = Taken time to shift from one process to another process.

Now, let's analyze for 4 processes



\Rightarrow 3 quantum

∴ generalizing the above ex: $n(s) + (n-i)q \leq t$

$$\Rightarrow q_v \leq \frac{t - ns}{(n-1)}$$

24. LONGEST Job FIRST

⇒ process having longest BT gets scheduled first

CRITERIA; BT

MODE : Non-preemptive

PNO	AT	BT	CT	TAT	WT	RT
1	0	3	3	3	0	0
2	1	2	20	19	17	19
3	2	4	18	16	12	12
4	3	5	8	5	0	0
5	4	6	14	10	4	4

The Gantt chart is:

25. LONGEST REMAINING TIME FIRST

PNO	AT	BT	CT	TAT	WT	RT
1	1	2	18	17	15	0
2	2	4	19	17	13	0
3	3	6	20	17	11	0
4	4	8	21	17	9	0

PNO
1
2
3
4

The

Mr. LON

PNO
1
2
3

Q1		Q2																	
Consider three processes P1, P2 and P3 arriving at time zero, with total execution times of 16, 10, and 20 units respectively. Each process spends the first 20% of execution time doing I/O, the next 40% during D1 computation and the last 20% of time doing D2 computation again. The operating system uses the longest time-first scheduling algorithm and schedules a new process either when running process gets blocked (I/O or when no ready process is available in the CPU bank).	Assume that no I/O operation can be overlapped as much as possible. The average TAT of the system given by _____ unit. (upto one decimal place)		Next																
You break the bank now. We give you hints for multiple processes; the higher priority is given to lowest process id.	Please take a look at the following table:		Correct Answer																
<table border="1"><thead><tr><th>Process</th><th>Arrival Time</th><th>Completion Time</th><th>Turnaround Time</th></tr></thead><tbody><tr><td>P1</td><td>0</td><td>16</td><td>16</td></tr><tr><td>P2</td><td>0</td><td>26</td><td>26</td></tr><tr><td>P3</td><td>0</td><td>36</td><td>36</td></tr></tbody></table>	Process	Arrival Time	Completion Time	Turnaround Time	P1	0	16	16	P2	0	26	26	P3	0	36	36	Safety Ratio 2016 0...P1...P4...P3...P2...P1...no processes—P1...P2...P4...P2...P3...P2		
Process	Arrival Time	Completion Time	Turnaround Time																
P1	0	16	16																
P2	0	26	26																
P3	0	36	36																
At 16, P1 finishes it I/O.	At 26, P4 finishes it I/O.																		
At 16, P2 finishes it I/O.	At 16, P3 finishes it I/O.																		
Avg turnaround time = $(20+26+29+24)/4 = 24.5$		Your Answer is wrong (1.3)																	

CRITERIA

→ HPPN

longer


→ Matz:

(4) Itching time
for context
to get the


PNO	AT	BT	
1	1	2	X ₀
2	2	4	3 2 X ₀
3	3	8	5 4 3 2 X ₀
4	4	8	7 6 5 4 3 2 X ₀

one process

The Gantt chart will be



Gantt chart continued



26. LONGEST REMAINING TIME FIRST GATE 2006 QUESTION

PNO	AT	BT	CT	TAT
1	0	2	12	12
2	0	4	13	13
3	0	8	14	14

what is the Average TAT using LRTF?

PNO	AT	BT
1	0	2 X ₀
2	0	4 3 2 X ₀
3	0	8 3 2 X ₀

Gantt chart: P₃ P₂ P₃ P₂ P₃ P₁ P₂ P₃ P₁ P₂ P₃
0 4 5 6 7 8 9 10 11 12 13 14

$$\text{Avg. TAT} = \frac{12+13+14}{3} = \frac{39}{3} = 13 \text{ ms.}$$

27. HIGHEST RESPONSE RATIO NEXT

CRITERIA: Response Ratio (RR) = $\frac{W+S}{S}$

W = waiting time for a process so far


S = service time of a process on BT.

→ HRRN Not only favours shorter jobs but also limits the waiting time of longer jobs.

→ Mode: Non-preemptive.

PNO	AT	BT	CT	TAT	WT	RT
0	0	3	3	3	0	0
1	2	6	9	7	1	1
2	4	4	13	9	5	5
3	6	5	20	14	9	9
4	8	2	15	7	5	5

Gant chart:



30. PRI

(b)

PNO
1
2
3
4
5
6
7

Now, at time t = 9ms.

$$RR_2 = \text{Response ratio of process 2} = \frac{(9-4)+4}{4} = 2.25 \quad \rightarrow P_2 \text{ arrived at } 4 \text{ and now the time is } 9 \text{ ms}$$

the waiting time till now = 5 ms
(9-4) ms

$$RR_3 = \frac{3+5}{5} = 1.6$$

$$RR_4 = \frac{1+2}{2} = 1.5$$

more RR value so P₂ will be executed after 9ms of time.

Gant c

⇒ Run

At time t = 13ms

$$RR_3 = \frac{7+5}{5} = 2.4$$

$$RR_4 = \frac{5+2}{2} = 7/2 = 3.5 \rightarrow P_4 \text{ will be executed after } t = 13 \text{ ms.}$$

31. SR

PNO
1
2
3
4

28. PRIORITY SCHEDULING


Priority static (Does not change throughout the execution of process)
 preemptive
 Non-preemptive
 Dynamic (changes at regular intervals of time)

Read

29. NON-PREEMPTIVE PRIORITY SCHEDULING

PNO	Priority	AT	BT	CT	TAT	WT	RT
1	2 (I)	0	4	4	4	0	0
2	4	1	2	25	24	22	22
3	6	2	3	23	21	18	18
4	10	3	5	9	6	1	1
5	8	4	1	20	16	15	15
6	12 (II)	5	4	13	8	4	4
7	9	6	6	19	13	7	7

Gant chart:



34. ML

Q. 16

Consider the following set of processes that need to be scheduled on a single CPU. Operating system uses pre-emptive shortest remaining time first algorithm. Assume all processes are broken on basis of the lowest process id. Assume all times in ms.

Process	Arrival Time	Burst Time
P ₁	0	3
P ₂	2	6
P ₃	2	2
P ₄	8	4

Which of the following are correct?

- The average waiting time of the process is 2 ms.
- The average waiting time of all the process is 0.75 ms.
- The throughput of the processes are 0.25.
- The throughput of the processes are 0.5.

YOUR ANSWER - b,c

CORRECT ANSWER - b,d

STATUS - INCORRECT

Solution:

Waiting Time = $\frac{\text{Total burst time} - \text{Execution time}}{\text{Total number of processes}}$

Throughput = $\frac{1}{\text{Total execution time}}$

30. PRE-EMPTIVE PRIORITY SCHEDULING


PNO	Priority	AT	BT	CT	TAT	WT	RT
1	2	0	4	25	25	21	0
2	4	1	2	22	21	19	0
3	6	2	3	21	19	16	0
4	10	3	5	12	9	4	0
5	8	4	1	19	15	14	0
6	12	5	4	9	4	0	0
7	9	6	6	18	12	6	6

$$\text{Throughput} = 7/25$$

19 80
Burst = 5
(9-4) / 11.

executed

Gant chart:





→ Run the process until a process with higher priority appears.

31. SJRT WITH PROCESS CONTAINS CPU AND I/O TIME EXAMPLE 1


PNO	AT	BT	CPU BT	I/O BT	BT	I/OBT
1	0	(3	2	2)	= 5	(sum of CPU BT's)
2	0	(2	4	1)	= 3	(" " ")
3	2	(1	3	2)	= 3	(" " ")
4	5	(2	2	1)	= 3	(" " ")

I/OBT = I/O Burst Time



Favorable I/O Bound process

34. MULTILEVEL QUEUE SCHEDULING



→ There will be starvation for lower level queues.
For various types of process various scheduling algo's can be applied, this is the advantage.




2. PROCESS SYNCHRONISATION

I. NEED FOR SYNCHRONISATION

Interprocess communication and synchronisation

⇒ whenever two process need to communicate they need to communicate using shared memory, whenever they communicate using shared memory there may be some problem / some inconsistency.

⇒ consider two process P_1 and P_2 in the same system need to access the shared variable "count" and P_1 increment the count value and P_2 decrement the count value.



The 1st instruction in the Assembly language code is "Reading" (mov, count)
 2nd instruction " " " " " " " updating" (inc, R0)
 3rd instruction " " " " " " " changing" (mov R0, count)

Now, consider the scheduling Algo's that are preemptive in nature. Now, let us say P_1 executes its line number 1, 2, 3.

P_1 : (1 2 3) then after execution [count = 6]

P_2 : (1 2 3) then Initially count = 6 — 1st statement

Count -- = 5 — 2nd statmt.

[count = 5] — printed


If these two process occur one after the other then there won't be any inconsistency (If the process are executed without pre-emption)

⇒ Now, consider the following sequence where pre-emption is present because of which some fault occurs.

↳ INT
⇒ Sync also

Entry & exit

Exit section



3. CONDITIONS FOR SYNCHRONISATION MECHANISMS

20

Now,

Requirements for synchronization mechanisms

Primary: Mutual Exclusion, Progress

Secondary: Bounded waiting, postability (or) Architectural Neutrality.

1. while
Entry

2.

Exit 4. to

Mutual Exclusion: Only one process should be allowed to enter Critical section

Progress: If a process is not willing to enter into Critical section then it should not block other process that are willing to access the critical section.

Architectural Neutrality: whatever solution you propose that should be independent of the hardware /platform. You should not propose a solution that runs only on one platform and fails on another platforms.

Synchronization Mechanisms

with Busy waiting (A process will not leave CPU until scheduler pulls it out as a result all the remaining processes will be waiting)

without Busy waiting

⇒ NO

9

4)

4. LOCK VARIABLES

→ No Mutual Exclusion

→ software mechanism implemented in User mode

→ Busy waiting solution

→ Can be used even for more than two processes

Entry section

While ($lock \neq 0$)
 $lock = 1$

Critical section

Exit section

$lock = 0$

Initially $lock = 0$ (which says that the CS is Vacant i.e. no one is executing CS)

$lock = 1$ (says that the CS is occupied)

Now,

5. TSL

1) Lo


2) St

3) Cr

4) Jn

Ex:




Dressing Room



⇒ person 1 comes to dressing room and check the tag
he finds it its vacant so he changes the tag to occupied and enters into room.

Floor 4 3 2 1

⇒ person 2 comes to room and sees the tag in occupied state and keeps on waiting until the other person comes out (Busy waiting i.e. P2 will be busy waiting for other person to come out)




Now, what TSL does is, if we write TSL Lock, R₀ then it will load the lock value at R₀ and will set the lock value to one so the two instructions above can be implemented using one single instruction.

→ TSL provides Mutual Exclusion, Progress, Bounded waiting depends.

⇒ TSL is dependent on Architecture.

⇒ There is a problem called Priority Inversion "problem"



Now, $\rightarrow p_i$ is exceeding CS and priority
of $p_i = 0$

→ Now a process 'P₂' will be having high priority than 'P₁' will try to execute CS.

→ Now the scheduler preempts 'P₁' and schedule P₂.

→ Now, P_2 is blocked by the Entry section and P_2 will never be executed until ' P_1 ' completes but ' P_1 ' is blocked by the scheduler and is in waiting state.

\therefore There is a deadlock (Spinlock) In deadlock both the process are in blocked state but one is in Ready state(s) and other is in running state(s).

5. GATE 2008 TSL QUESTION

The enter-CSC) and leave-CSC) functions to implement critical section of a process are realised using test-and-set instruction as follows.

```

void enter-cs()
{
    while (test-and-set(x));
}

void leave-cs()
{
    x=0;
}

```


x is initialized to '0'. Now, which of the following is true?

v) The above solution to CS problem is deadlock free.

⇒ The solution is sterilization free.

3) The process enters CS in FIFO order.

+> More than one process can enter as at the same time



road the
instructions

depends.

and priority

will be having
will try to

attempts P_1 and

executed

waiting state


core in

running State (P_2)

on of a process

► TSL never causes Deadlock (TRUE)

↳ Starvation is possible



Here P_1 left
the CS now
instead of P_2 , P_3 has entered
the CS (because it has the liberty
to execute (since $x=0$) and P_2 will
be waiting.)

P_2 will be starving all the time

3) FIFO Not possible (same explanation given above P_2 is never executed).

(If FIFO is guaranteed there won't be any starvation)

4) false, TSL guarantees Mutual exclusion.

7. GATE 2012 Question

Fetch-And-Add (X, i) is an atomic Read-modify-write instruction that reads the value of memory location X , increments the value by ' i ' and returns the old value of ' X '. It is used in the pseudo code shown below to implement Busy wait lock. ' L ' is an unsigned integer shared variable initialised to '0'. The value '0' corresponds to lock being available, while any non-zero value corresponds to the lock being not available.

Acquire Lock (L) {

 while (Fetch-And-Add ($L, 1$))

$L = 1;$

}

Release Lock (L) {

$L = 0;$

}

This implementation

✓ fails as ' L ' can overflow


✗ fails as ' L ' can take non-zero value when the lock is actually available

c) works correctly but may starve some process



d) works correctly without starvation.

Refer video


Now, assume initially $L=0$. Now, P_1 got the chance to execute CS. (Q)



Now at some point of time ' P_1 ' leaves the critical section then, any of P_2 , P_3 , P_4 , ..., P_n have the chance to enter the critical section, it need not be P_2 (First come)



Now, If there is preemption at this point



\therefore This implementation fails ' L ' can overflow.

Now,

Aquire lock(L) {

1. while(fetch_and_add($L, 1$)) {

2. $L=1;$


}

critical section

Release lock(L) {

3. $L=0;$

}



9. GATE
consider
as given
randomly

Which one
a) Mutual
b) program

S_r
T
T
F
F

Now, consider the case at at - turn. to enter

10. DISAB
One of
Interrupt

Disable
CS
Enable

Answer threads P₁ and P₂ interact with the following shared data:

Shared data	shared data
x1, x2, x3	y1, y2, y3

None of the following satisfies for the above two concurrent threads:

• No race condition

• No deadlock

• Both access condition and mutual

Explanation:
P₁ and P₂ can enter the critical section simultaneously and possibly to access the data at x. So, no mutual exclusion added race condition.
Both can be satisfied by inserting instead code by P₁ and P₂ alternatively.
Race condition and deadlock can occur by the threads.

g the while
ing CS.

P₂, P₃, P₄

Condition)

P₄ entered
section.

II choice

option

done by P₁

P₁ 3rd
line

L=1

high level

it using

BO

function

CS

<

II. TURN VARIABLE OR STRICT ALTERATION METHOD

Strict Alteration Approach or Turn Variable

- S/o mechanism implemented at user mode
- Busy waiting solution.
- 2-process solution (P_0/P_1) or (P_1/P_2)

For process P_0 : (int turn)

Non critical section

while ($turn \neq 0$);

CS

$turn = 1;$

Non CS.

For process P_1 :

Non-CS.

while ($turn \neq 1$);

CS

$turn = 0;$


Non-CS.

→ Mutual Exclusion is guaranteed

but progress is not guaranteed

→ Bounded wait is present (4u/w)

Busy waiting is absent



① (waiting for
1 Key).

Exit

⇒ By +
Dead

After 1, 2 should go..

if 1 is not interested to go

and he is not giving key to 2

then P_1 is blocking P_2 .

⇒ No progress.

⇒ Cannot be implemented for more than 2 processes.

Global Variable

P_0 (int turn) P_1

Non CS

while ($turn \neq 0$);

CS

$turn = 1;$

Non CS

Non-CS

while ($turn \neq 1$);

CS

$turn = 0;$

Non CS.

If $turn = 0 \Rightarrow P_0$ enters the CS.

If $turn = 1 \Rightarrow P_1$ enters the CS.

Now, In case of lock variables

LV

$L = 0 - P_0/P_1$ has chance
to enter CS.

$L = 1 \times$ No chance

Now, let's try by adding another variable

Now, let us consider another variable Interested[0] = T → I'm interested to enter CS

Turn Variable

0 - P_0 can enter the CS

1 - P_1 can enter the CS.

Interested[0] = F → I'm (P_1) not interested to enter CS.

12. INTR

Name _____

13. PETE

→ Two

→ Busy

→ 2-p

→ St

→ placfor

→ No c

Entry

Critical

Answer
Not
Verified

```

Two processes, P1 and P2 need to access a critical section of code. Consider the following
following synchronization construct used by the processes.

P1
while (true) {
    wants1 = true;
    while (wants2 == true);
    /* Critical Section */
    wants2 = false;
}
/* Remainder section */

P2
while (true) {
    wants2 = true;
    while (wants1 == true);
    /* Critical Section */
    wants1 = false;
}
/* Remainder section */


Now, wants1 and wants2 are shared variables, which are initialized to false.
Which of the following statements are true about the above synchronization mechanism?


- Mutual exclusion is satisfied by the solution
- Progress is satisfied by the solution
- Bounded waiting is satisfied by the solution
- Deadlock is possible for the above solution

```

(26) Note Before entering the critical section a process should say whether it is interested/not interested to enter the critical section.

(27)



(27) (waiting for key). \Rightarrow By the above manipulations ME, progress is guaranteed; Bounded wait (^{Not} possible).

Deadlock is possible.

should go..

rested to go


ring Key to '2'

ring 'P₂'.

cess.

CS.

CS.



12. INTERESTED VARIABLE

Same concept in video 11 (Repeated).

13. PETERSON SOLUTION

- que mechanism at user mode
- Busy waiting solution
- 2-process solution (P_0, P_1)
- It uses (turn+interested) variable
- platform independent
- No overhead to the operating system (Everything executes in user mode)

interested to enter CS
interested to

Entry

Critical section

Exit

Q.10 For which problem is Peterson's Algorithm used?

Time taken to answer this question 00:00:20 hrs

Tags: Deadlock, Mutual exclusion, Thrashing

1. Deadlock

2. Mutual exclusion

3. Thrashing

4. Both deadlock and mutual exclusion

Solution: 2

Peterson's algorithm (or Peterson's solution) is a concurrent programming algorithm for mutual exclusion that allows two or more processes to share a single-use resource without conflict, using only shared memory for communication. It was formulated by Gary L. Peterson in 1981.

It was developed with the intention to solve mutual exclusion problem.

Peterson is deadlock free in itself. So, if Peterson alg is used, deadlock freedom can be achieved.

For mutual exclusion problem vs mutual exclusion property

Refer : <https://campus.azarewareables.net/poly/mutual2.pdf>

https://en.wikipedia.org/wiki/Mutual_exclusion

```

#define N 2
#define TRUE 1
#define FALSE 0

int interested[N] = FALSE
int turn;
void Entry_Section(int process)
{
    int other;
    other = !process;
    interested[process] = TRUE;
    turn = process;
    while (interested[other] == TRUE && TURN == process);
}

void Exit_section(int process)
{
    interested[process] = FALSE;
}




```

14. TRACING PETERSONS SOLUTION

Now, Every process should go across Entry section \rightarrow Critical section \rightarrow Exit section

Now, P₀, P₁ are the 2 processes

Ex1:



One thing clear here is the process that executes line no.4 has the chance to enter/will enter the CS first.

\Rightarrow Generic solution \rightarrow platform independent.

(2)

\Rightarrow The solution
solves the

\rightarrow Sleep means
will go
its user
sleep or

(6. SLEEP)

Sleep() \rightarrow
then it will
wake up

\Rightarrow The most
problem

\rightarrow produces
and the
consumes
has a

\Rightarrow Both p

#define
define
void pro
f
int
wh

#define N 2
#define TRUE 1
#define FALSE 0
int interested[N] = FALSE;
int turn;
void Entry_section(int process)
{
 1) int other;
 2) other = !process;
 3) interested[process] = TRUE;
 4) turn = process;
 5) while (interested[other] == TRUE && TURN == process);
 TURN = process;

void Exit_section(int process)
{
 6) interested[process] = FALSE;
}

15. SYNCHRONISATION MECHANISMS WITHOUT BUSY WAITING

⇒ The solutions that we have seen till now are subjected to Busy waiting, to solve this we use sleep and wakeup mechanism.

⇒ Sleep means if any process wants CS and if it is not available that process will go and sleep and as soon as the other process which is using CS finishes its usage it is going to go and wakeup which is sleeping. So using sleep and wakeup we can solve the problem of CPU wastage.

16. SLEEP AND WAKE e.g. producer & consumer Problem

sleep() and wake() are two system calls. If any process calls sleep() then it will go and get blocked and if any process calls wake() it will wake up one of the blocked process.

⇒ The most common application of sleep and wake is producer and consumer problem.

→ producer means (if there are 2 process & one process is producing something and the other process is consuming something then it is called producer consumer problem, one process writes & the other process reads what other has written).

→ Both producer and consumer will be using buffers.

```
#define N 100 // slots in Buffer
#define count = 0 // items in Buffer
void producer(void)
{
    int temp;
    while (TRUE) {
        item = produce_item();
        if (count == N) sleep();
        insert_item(item);
        count = count + 1;
    }
}
```

```
void consumer(void)
{
    int item;
    while (TRUE) {
        if (count == 0) sleep();
        item = remove_item();
        count = count - 1;
        if (count == N-1) {
            wakeup(producer);
            consume_item(item)
        }
    }
}
```

Some gate questions are when is each one going to wakeup others.

The problem with producer consumer problem is if the consumer reads (count == 0) then it will go to sleep, assume when the consumer is about to sleep it got preempted, now the producer produces/adds item to the Buffer and it will increase count from the value '0' and try to wake up the consumer thinking that the consumer is sleeping. Now whenever the consumer (after preemption) gets scheduled he will goto sleep(), and when the Buffers are full the producer thinks that the consumer will wakeup him and producer also sleeps. ultimately both end up in sleeping forever. so we need to have "Integer" that counts the no. of wakeups() and if any process wakes up it will decrement the variable value and the variable is called Semaphore.

Entry S

Exit S

→ when a process increments
and decrements
is less than



H. INTRODUCTION TO SEMAPHORES

- ⇒ Semaphore concept was proposed by DIJKSTRA in 1965
- ⇒ Implementing Semaphore at the user level will be dangerous & inconsistent
- ⇒ Variables on which Read, Modify, and update happens atomically in Kernel mode (No preemption)
- ⇒ They are two types
 1. counting semaphore
 2. Binary Semaphore (Mutexes)

one pr

I. COUNTING SEMAPHORES

The counting semaphore is a structure like this

struct Semaphore

```

    {
        int value;           → Denotes the no. of processes that can access the CS at the
        Queue type L;       same time some CS are/can be accessed by many
        Down (Semaphore s)  processes.
        {
            s.value = s.value - 1;
            if(s.value < 0)
            {
                put process (pcb) in L;
                sleep();
            }
            else
            {
                return;
            }
        }
        up(Semaphore s)
        {
            s.value = s.value + 1;
            if(s.value >= 0)
            {
                select a process from L; wakeup();
            }
        }
    }
  
```



J. PROBLEMS

A counting operation

S = 10,

K. BINARY SEMAPHORES

- can have 0 or 1
- The Bar



⇒ To get mutual Exclusion set the Initial value of Semaphore = 1 then only one process can access the CS at a time.

Conclusion

Decrement	Increment
Down	Up
P	V
Wait	Signal

19. PROBLEMS ON COUNTING SEMAPHORE

A counting semaphore was initialised to 10. The 6P(wait) and 4V(signal) operations are computed on this semaphore. What is the result

$$\begin{aligned}
 S &= 10, \quad 6P \text{ and } 4V \\
 &\Rightarrow 10 - 6 + 4 \\
 &= 8 //
 \end{aligned}$$

$$\begin{aligned}
 &\text{② } S = 7, \text{ then } 20P / 15V \\
 &\Rightarrow 7 - 20 + 15 \\
 &= 2 // \\
 &= 2 //
 \end{aligned}$$

20. BINARY SEMAPHORE OR MUTEXES

→ can have only 2 values 0 and 1.

→ The Binary Semaphore is a structure

Mutex can be released only by the thread that has acquired it.
 In binary Semaphore can be signalled by any thread or process.

Struct Berraphone

enum value(0,1);

Queue type L;

'L' contains all PCB's comes pending to process got blocked while performing down operation unsuccessfully.

Down (B Semaphore S)

8
1

if(s.value == 1)

s_1 values as

9

else

put the process (PDP) in a

上卷

up (BSemaphore s)

Digitized by srujanika@gmail.com

if (S-L is empty)

10

٦٤

Select a problem

21. GATE 92 QUESTION ON MUTEX

Index = 1

P=10

$$P_1 = 1, 2, \dots, 9$$

15516

while(1)

5

ROUND ONE

w (water)

658

`up(mutex)`

How many process can be present in CS atm ??

(2)

Now,

mutex = 1

 $P_1 = 1, 2, \dots, 9$

while (1)

{

down (mutex) \rightarrow mutex = 0<cs> (P_1) \downarrow { $P_2, P_3, P_4, P_5, \dots, P_9$ }

{

Now the other process

{ $P_2, P_3, P_4, P_5, P_6, P_7, P_8, P_9$ } are

in Queue.

(3)

 P_{10}

while (1)

up (mutex) mutex = 1


<cs> P_{10} up (mutex) \downarrow { $P_2, P_3, P_4, P_5, P_6, P_7, P_8, P_9$ }

- Now Initially P_1 enters the critical section Now, as P_{10} executes in reverse order (2 up's) it allows all the process one by one to enter the CS. $\therefore \{P_1 \dots P_9\}$ can be present in CS at any time. All 10 Process can enter CS

22. MUTEX Example

mutex a,b; a=1; b=0;

Ans: 10101010-----





Here the mutexes are not just used for mutual exclusion but also for the order in which we schedule the processes.

101010-----

23. MUTEX Example 1

Mutex a,b; a=1,b=1;

 $P_1: 1$ CS

NIE is guaranteed.

Solved

24. GATE 2013 QUESTION ON MUTEXES

34

Three concurrent processes x, y, z execute 3 different code segments that access and update certain shared variables. Process x executes 'p' operation on semaphores 'a' and 'c'; process y executes 'p' operation on semaphores 'b' and 'c' and; process z executes 'p' operation on semaphores 'c', 'd', 'a' before entering the respective code segments. After completing the execution of its code segments each process invoke 'V' operation on its 3 semaphores. All are binary semaphores and are initialised to one. Which of the following operations represents deadlock free order of invoking 'P' operation by the process.

25 50



Let me
process

a) Thra


Now,

a)

$x: p(a) p(b) p(c)$
 $y: p(b) p(c) p(d)$
 $z: p(c) p(d) p(a)$



b) $x: p(b) p(a) p(c)$
 $y: p(b) p(c) p(d)$
 $z: p(a) p(c) p(d)$





X

Mutated E


→ P₀:

P₂:

c) $x: p(b) p(a) p(c)$
 $y: p(c) p(b) p(d)$
 $z: p(a) p(c) p(d)$



d) $x: p(a) p(b) p(c)$
 $y: p(c) p(b) p(d)$
 $z: p(c) p(d) p(a)$



26. GATE 9

P_i : 0₁₁₁₂₁

M₁ : 0₁₁₁₂₁

P_j : p(m₁)

<cs>

v(m₁) : v(

(89)

that access any
on semaphores,
dd; process 2
re code segments
V operation
led to one.
invoking P operation

Q5. GATE 2000 QUESTION ON MUTEX

(35)

Let $m[0] \dots m[4]$ be mutexes (Binary semaphores) and $p[0] \dots p[4]$ be processes. Suppose each process $p[i]$ executes the following.

$\text{wait}(m[i]); \text{wait}(m[(i+1) \bmod 4]);$ } This could cause
----- Critical Section
 $\text{release}(m[i]); \text{release}(m[(i+1) \bmod 4]);$

- a) Thrashing b) Deadlock c) Starvation d) None of the above
but not DL


Now, $P_0 : P(m[0]) \quad P(m[1]) \Rightarrow P_0$ executes down operation on $m[0]$ and $m[1]$.

$P_1 : P(m[1]) \quad P(m[2])$

$P_2 : P(m[2]) \quad P(m[3])$

$P_3 : P(m[3]) \quad P(m[0])$

$P_4 : P(m[4]) \quad P(m[1])$



~~X P(m[3]) X | P₁: P(m[0]) | P₂: X P(m[2]) | P₃: P(m[0])~~ ∵ Deadlock is possible

Mutual Exclusion is not possible. P_0 and P_2 can enter CS at same time

→ $P_0 : P(m[0]) \quad P(m[1]) \Rightarrow CS.$ } P_0, P_2 are operating on 2 different mutexes
 $P_2 : P(m[2]) \quad P(m[3]) \Rightarrow CS$ } So they can enter critical section at same time

DEADLOCK

(P_0, P_2) } These processes can enter the CS at the same time.
 (P_1, P_3) } So at any time max 2 process can be in CS.
 (P_4, P_2)
 (P_4, P_3)

Q6. GATE 96 QUESTION ON DINING PHILOSOPHER PROBLEM

$P_i : O_{i1}, R_{i1}$

$M_j : O_{j1}, 2, 3,$

$P_i : P(m_1), P(m_{(i+1) \bmod 4});$

<cs>

$V(m_1); V(m_{(i+1) \bmod 4});$

Blocked

$X : P(c)$

$P_0 : P(m_0) \quad P(m_1)$

$P_1 : P(m_1) \quad P(m_0)$

$P_2 : P(m_2) \quad P(m_3)$

$P_3 : P(m_3) \quad P(m_2)$

This sequence
results in deadlock
we have seen before
Now to avoid DL
let us modify the

Q6. In dining philosophers algorithm the minimum number of forks or chopsticks to avoid deadlock is (Assume there are 5 philosophers)

For more to answer this question click here

Help Answer Submit Answer Show comments

Explanation: If we distribute 5 forks among the philosophers then all of them will wait for 1 more so for deadlock condition is 5 and if we provide one more then there will be no deadlock because any philosopher will take the 5th fork and after eating it will return both its fork which will be distributed among the other philosopher hence no deadlock. Hence total 10 is 5/2 = 5

1. 10
2. None of the above

Now, after modifying the sequences will be

26

$P_0 : p(m_0) \quad p(m_1)$

$P_1 : p(m_1) \quad p(m_2)$

$P_2 : p(m_2) \quad p(m_3)$

$P_3 : p(m_0) \quad p(m_1)$

$P_0 : p(m_0) \quad | \quad P_1 : p(m_1) \quad | \quad P_2 : p(m_2) \quad | \quad P_3 : p(m_0)$

↓
Blocked

$P_0 : p(m_1) \quad | \quad P_1 : p(m_2) \quad | \quad P_2 : p(m_3) \quad | \quad P_3 : p(m_0)$

↓
Blocked

$P_0 : p(m_2) \quad | \quad P_1 : p(m_3) \quad | \quad P_2 : p(m_0) \quad | \quad P_3 : p(m_1)$

↓
Blocked

b) u
a

A) (P)


B) (P)

C) (P)

D) (U)

A)

preempt



- Make one person to take right spoon first and then left spoon
- Make all others to take left spoon and then right spoon first
- To break the deadlock (GATE)

27. GATE 2003 QUESTION (PART 1)

Suppose we want to synchronise 2 concurrent processes 'P' and 'Q' using Binary Semaphores S and T. The code for the process 'P' and 'Q' is shown below.

process P:


```
while (1) {
    W: print 'o'
    point 'o';
    X:
}
```

process Q:

```
while (1) {
    Y: print '1'
    point '1';
    Z:
}
```

Synchronisation points
Can be inserted only at points w,x,y,z

- a) which of the following will always lead to an output starting with 001100110011?
- (p(s) at w) (v(s) at x), (p(t) at y) (v(t) at z) (S=1 and T=0) initially 1
 - (p(s) at w), (v(t) at x) (p(t) at y), (v(s) at z) (S=1, T=0) initially.
 - (p(s) at w) (v(t) at x) (p(t) at y), (v(s) at z) (S=T=1) initially
 - (p(s) at w) (v(s) at x) (p(t) at y) (v(t) at z) (S initially 1, T initially 0)



Q: GATE 2003 QUESTION (PART 2)

b) which of the following will ensure that the output string never contains a substring of the form 01^n0 or 10^n1 where 'n' is odd.

x 2,3.

A) $(p(s) \text{ at } W)(v(s) \text{ at } x)(p(t) \text{ at } y)(v(t) \text{ at } z) (S=T=1)$

B) $(p(s) \text{ at } W)(v(t) \text{ at } x)(p(t) \text{ at } y)(v(s) \text{ at } z) (S=T=1)$

C) $(p(s) \text{ at } W)(v(s) \text{ at } x)(p(s) \text{ at } y)(v(s) \text{ at } z) (S=1)$

D) $(v(s) \text{ at } W)(v(t) \text{ at } x)(p(s) \text{ at } y)(p(t) \text{ at } z) (S=T=1)$

use right
left spoon

e left spoon
first
RATE)

A) $\frac{P}{S=T=1}$
 $p(s) : S=0$
 preempt print('0')
 $p(s) : S=1$

$\frac{V}{T=0}$
 $v(t) : T=0$
 preempt print('1')
 $v(t) : T=1$

$$010 = 01^m0 \geq m=1 \\ = n=\text{odd}$$

$\therefore 01^m0$ substring is
possible

Binary

w.

Q: GATE 96 QUESTION ON BARRIER (PART 2)

⇒ Barrier is also one kind of synchronization mechanism.

Barrier is a synchronization construct where a set of processes synchronises globally i.e. each process in the set arrives at the barrier and waits for all others to arrive and then all process leave the barrier. Let the no. of process in the set be three and S be a Binary semaphore with the usual 'P' and 'V' functions. Consider the following 'C' implementation of barrier with line nos

shown on left;

Void barrier (void){

1. p(s);
2. process_arrived++;
3. v(s);
4. while (process_arrived != 3);
5. p(s);
6. process_left++;
7. if (process_left == 3) {
8. process_arrived = 0;
9. process_left = 0;

10. }

11. v(s);

}

The variables process_arrived, process_left are shared among all process and are initialised to '0'. In a concurrent program all the three process call barrier function when they need to synchronise Globally.

A) The above implementation of barrier is incorrect. Which one of the following is true?

- a) The barrier implementation is waiting due to the use of Binary Semaphore S.
- b) The barrier implementation may lead to deadlock if 2 barrier invocations are used in immediate succession. \hookrightarrow NOT always
- c) Lines 6 to 10 need not be inside CS.
- d) The barrier implementation is correct if there are only 2 processes instead of the

\Rightarrow Consider all the process arrived and all the process are leaving out now while leaving all the process that has left first enters the barrier again (because 2 successions are given) then it increments the process arrived but the last process leaving the CS makes process_arrived and process_left = 0 even though a process is executing while loop so, this implementation fails.

30. GATE 06 QUESTION ON BARRIER (ANSWER)

How do you fix the above problem?

The main problem is before making process_arrived and process_left = 0 the value is incremented because of the process that has left critical section has arrived again.

The solution is the first process which is reentering should wait until the process_arrived = 0

31. GATE 2008 QUESTION ON IMPLEMENTING COUNTING SEMAPHORE USING 2 MULI

The 'P' and 'V' operations on counting semaphores, where S is counting semaphore are defined as follows.

P(S): $S = S - 1;$

If (S < 0) then wait;

V(S): $S = S + 1;$

If S > 0 then wake up process waiting on S.

Assume that P_b and V_b the wait and signal operations on Binary semaphores are provided. Two Binary semaphores X_b and Y_b are used to implement the semaphore operations P(S) and V(S) as follows:

p(s): $P_b(X_b);$

$S = S - 1;$

if (S < 0)

These cannot be interchanged
 \hookrightarrow $P_b(Y_b)$ (deadlock)
 \downarrow

else V_b

\Rightarrow The initial process w
of A, B

\Rightarrow Now, every
 \therefore The va

OR

The counting S

$S = 4$

L []

$\therefore \left\{ \begin{array}{l} \text{Let } X_b = 1 \\ \text{L } [] \\ \text{This contains} \\ \text{process that} \\ \text{to get access} \end{array} \right.$

\Rightarrow Now to

\Rightarrow Now, let
S will be in L

following is

⑧

Semaphore S.

actions are

instead of three

go out now

again (because

we last

even though

p(s): $P_b(x_b)$;

$s = s - 1$;

if ($s < 0$) {

These cannot be interchanged
(deadlock)
} $V_b(x_b)$;
 $P_b(y_b)$;

else $V_b(x_b)$;

v(s): $P_b(x_b)$;

$s = s + 1$;

if ($s > 0$) $V_b(y_b)$;

$V_b(x_b)$;

⑨

The initial values of x_b and y_b are respectively:

① 0 and 0 ② 0 and 1 ③ 1 and 0 ④ 1 and 1

⇒ The initial value of x_b cannot be zero because if it is zero all the processes will get blocked. No process can access the critical section.
∴ All AIB are eliminated.

⇒ Now, every process that performs down on y_b gets blocked (should be blocked)
∴ The value of y_b should be '0'.

∴ Ans = 1,0.

OR

0 the
action has

The counting Semaphore has 2 parts → value of the Semaphore itself

⇒ List (Queue having blocked process).

$s = 4$

L

| Now, we should prevent two process accessing the Semaphore 'S' at the same time ∴ we use 2 semaphore (mutex/Semaphore) to protect the counting Semaphore 'S' and, the list(queue)

IN BY MUTEX
Semaphore

∴ $\left\{ \begin{array}{l} \text{let } x_b = \{0,1\} \\ L_1 \quad \quad \quad \end{array} \right\} \quad \left\{ \begin{array}{l} y_b = \{0,1\} \\ L_2 \quad \quad \quad \end{array} \right\}$ This contains set of process that are blocked while accessing 'S'

This contains set of

process that are waiting

to get access to Semaphore 'S'.

⇒ Now to get access to the 4th Semaphore 'S' it should down the x_b and

∴ x_b initially should be 1

Semaphores
ment

⇒ Now, Let 4 process executed the CS, then 1 process will be in CS and remain 3 will be in L_1 and P_5 (5th process) try to access the Semaphore it will get blocked

and will be in L_2 ∴ Blocking occurs when we perform down on '0' ∴ $y_b = 0$

32. GATE 2010 QUESTION ON MUTEXES

The following program consists of 3 concurrent process and 3 binary semaphores.

The semaphores are initialised as $S_0=1, S_1=0$.

(40)

<u>Process P₀</u>	<u>Process P₁</u>	<u>Process P₂</u>
while (true)	wait (S_1)	wait (S_2)
{	Release (S_0);	Release (S_0);
1) wait (S_0)		
2) print "0";		
3) Release (S_1);		
}	4) Release (S_2);	

How many times P_0 will print 0?

- (a) Atleast twice (b) Exactly twice (c) Exactly thrice (d) Exactly once

Given, $S_0=1, S_1=0, S_2=0 \Rightarrow \begin{cases} S_0=1, S_1=0, S_2=0 \\ S_0=1, S_1=1, S_2=0 \end{cases}$ Try with both combinations.

$$S_0=1, S_1=0, S_2=0$$

$$P_0: 1 2 3 4 | P_1: 1 2 | P_2: 1 2 | P_0: 1 2 3 4$$

$$P_0: 1 2 3 4 | P_2: 1 2 | P_1: 1 2 | P_0: 1 2 3 4$$

$$P_0: 1 2 3 4 | P_0: 1 2 | P_1: 1 2 | P_2: 1 2 | P_0: 1 2 3 4$$

$$P_0: 1 2 3 4 | P_1: 1 2 | P_2: 1 2 | P_0: 1 2 3 4$$

$$P_2: 1 2 | P_0: 1 2 3 4 | P_1: 1 2 | P_0: 1 2 3 4$$

2 0's printed.

(000) \Rightarrow 3 times

∴ Almost 3 times

$$P_2: 1 2 | P_1: 1 2 | P_0: 1 2 3 4$$

0 (0's
printed)

33. GATE 2013 QUESTION ON COUNTING SEMAPHORE

W: $\underline{\text{int } x=0}$ $x: p(s)$

$p(s)$ $x = x + 1;$
 $x = x + 1$ $v(s)$

$v(s)$

Y: $p(s)$ Z: $p(s)$
 $x = x - 2;$ $x = x - 2;$
 $v(s)$

'S' is a semaphore whose value is initialised to two. What is the max value of 'x'?

Here the Semaphore is counting Semaphore

(4)

Now, there are only two processes that are incrementing the value of 'x' : (i+1) and (j+1) by 'w' and 'x'!

least value = -4, $\underline{(x-2)}$, $\underline{(x-2)}$ by y, z

34. GATE 1995 QUESTION ON CONCURRENT PROCESS AND SEMAPHORES

Draw the precedence Graph for statements s_1 to s_9 .

var: a,b,c,d,e,f,g,h,i,j,k : Semaphore; All are mutexes & initialised to '0'

begin

cobegin

Enable a,b $\Rightarrow s_2, s_3$ can be executed.

begin: $s_1; \underline{v(a)}; \underline{v(b)}$ end;

begin: $p(a); s_2; \underline{v(c)}; \underline{v(d)}$ end;

begin: $p(c); s_4; v(e)$ end;

begin: $p(d); s_5; v(f)$ end;

begin: $p(e); p(f); s_7; v(k)$ end;

begin: $p(b); s_3; v(g); v(h)$ end;


begin: $p(g); s_6; v(i)$ end;

begin: $p(h); p(i); s_8; v(l)$ end;

begin: $p(j); p(k); s_9$ end;

coend;

end.



Q. 11

Consider 2 process A() and B() that are concurrent and uses 3 semaphore i.e. mutex, Q and R and all are initialized to 1 and these semaphores are shared between the processes. Q is a semaphore on file 1 and R

on file 2.
A()
|
P(mutex);
P(Q);
"read from file 1"
P(R);
"write to file 2"
V(Q);
V(mutex);
P(Q);
"read from file 1"
"read from file 2"
V(R);
V(Q);

B()
|
P(Q);
"read from file 1"
P(R);
"write to file 2"
V(Q);
V(mutex);
P(Q);
"write to file 1"
V(Q);
V(mutex);

Which of the following is true for above process?

A. No deadlock but starvation occurs

B. Both deadlock and starvation occurs

Correct Option

Solution :

- (b)
1. A()
 - P(mutex) \Rightarrow mutex = 0
P(Q) \Rightarrow Q = 0
 2. B()
P(Q) \Rightarrow Process B() goes in sleep mode
 3. A()
P(Q) \Rightarrow Q = 0
V(Q) \Rightarrow Q = 1 \Rightarrow Process B() awake
 4. B()
P(Q) \Rightarrow Q = 0
P(R) \Rightarrow Process B() goes in sleep mode
 5. A()
V(mutex) \Rightarrow mutex = 1
P(Q) \Rightarrow Process A() goes in sleep mode

Now both process A() and B() are in sleep mode and waiting for each other to execute. Hence deadlock occurs. Since there is deadlock surely there will be starvation.

So, option (b) is correct.

C. Deadlock but no starvation occurs

D. Neither deadlock nor starvation occurs

Your answer is INC-CORRECT

Q. 16

FAQ Solution Video Have any Doubt ?

Consider the following concurrent program:
Int x = 0;
Int y = 0;
Process A()
Begin
|
x = 2;
y = y + x;
|
End
y = 5;
x = x + y;
|
Process B()
Begin
|
x = 3;
y = y + x;
|
End

What will be the final value of x and y after completion of the above concurrent program?
Which of the following is/are correct value of x and y that can come after the end of the program?

A. x = 2, y = 12

B. x = 2, y = 7

C. x = 7, y = 12

D. x = 6, y = 7

Correct Answer

Correct Option

Correct Update

3. DEADLOCKS

(4)

I. INTRODUCTION TO DEADLOCKS

→ A set of processes are said to be in deadlock if they wait for happening of an event caused by others in the same set.

→ Starvation is long waiting

→ Deadlock is **Infinite waiting**

⇒ Now, if P_1 holds
 P_1 waits for


⇒ Now, if P_2

⇒ The max. r

⇒ The min. r

Find the r


⇒ Now consider



Necessary Conditions for Deadlock


→ Mutual Exclusion

→ Hold and wait:



→ No preemption

→ Circular wait



GATE 1997 QUESTION AND MORE EXAMPLES

A system is having 3 user processes each requiring 2 units of resource 'R'. The minimum number of units of 'R' such that no deadlock will occur

Let us say

- a) 3 b) 5 c) 4 d) 6

→ There are 3 processes and each require 2 units $\Rightarrow 3 \times 2 = 6$ units, so if there are 6 units of Resource type 'R' then there won't be any deadlock. (But in question they have asked for minimum no. of units.)

→ Now we might think that 2 units is the minimum. $\Rightarrow P_1$ uses 2 resources and releases them. P_2 takes resource and release it and P_3 takes the resource and releases it. But what if P_1 takes one unit of resource and P_2 takes one unit of resource then P_1 waits for P_2 and P_2 waits for P_1 so deadlock occurs.

∴ Min.

⇒ Now the answer

The maximum sum of all resource needs per process is $< \text{number of resources}[M] + \text{processes}[N]$

②

→ Note if I have 3 processes say P_1 - 1 unit, P_2 - 1 unit, P_3 - 1 unit and here P_1 waits for P_2 , P_2 waits for P_3 and P_3 waits for P_1 → DEADLOCK ③

happening:


→ Now if I have 4 units it will solve my problem P_1 P_2 P_3 ④ remaining

→ The max no of Resource without could cause deadlock = 3.

→ The min no of units required that No deadlock will occur = 4 → Now to find this

~~Find the max no of units that could cause deadlock and add 1 to it.~~

→ Now consider process P_1 P_2 P_3 Requires } then how many resources are
2 3 4 Resources } reqd in minimum so that
there wont be DL?



case 4) The

Let us say P_1 P_2 P_3 ... P_n

x_1 x_2 x_3 ... x_n

$$(x_1-1)+(x_2-1)+(x_3-1)+\dots+(x_n-1) = \text{These are the max no of resources that when allocated can lead to deadlock}$$

$$= (x_1+x_2+x_3+\dots+x_n)-n$$

$$= \left(\sum_{i=1}^n x_i \right) - n \Rightarrow \text{It is the value of max no of resources that could cause deadlock.}$$

∴ Min no of Resources that cannot/will not cause deadlock

$$= \left(\sum_{i=1}^n x_i - n \right) + 1$$

⇒ Now they might ask the Question in Reverse way a Resource has 6 instances and Each process requires 1: & instances what is the max no of pro

Given $R=6$ instances $P_i = 2$ instances.

(4)

Min. no. of process which result in deadlock = $P_1 P_2 P_3 P_4 P_5 P_6$

Instances: 1 1 1 1 1 1
↓
wait for
one instance

∴ The max no. of process that can operate without deadlock = $5 \times 6 - 1$)

→ Total instances,

$R=6$, $P_i = 3$. (Each require 3 instances so give 2 instances for them and make them wait for
→ No. of instances needed by the processes (each process) one more instance)

$P_1 P_2 P_3$. ∴ Then three process results in DL
 $2 2 2$. ∴ No. of processes that doesn't cause DL = 2

$R=100$, $P_i = 2$ instances. Then

Min no. of process reqd for Deadlock = 100. $P_1 P_2 P_3 \dots P_{100}$

Max no. of process reqd such that there
will be DL = $100 - 1 = \underline{\underline{99}}$ waiting for one instance

$R=100$, $P_i = 3$ instances

Min no. of process reqd for Deadlock = $\frac{P_1}{2} \frac{P_2}{2} \dots \frac{P_{50}}{2} = 50$.

Max no. of process reqd such that there will be DL = 99

$R=100$, $P_i = 4$ instances.


$$m \times 3 = 100$$

$$\Rightarrow m = \lceil \frac{100}{3} \rceil$$

$\boxed{n=34}$ process

Min no. of process lead to DL = 34

Max no. of process don't lead to DL = 33.



a) Vi
New Trap
Then

Q31 Given a system with 3 processes where each process requires at least 2 resources to complete their execution, then the largest number of resources which will guarantee a deadlock is _____

Time taken to answer this question 00:11:23 hrs

Hide Answer Add Note View Notes Close Comments

Solution:

The three processes can have 2 or more requirements of resources to complete their execution. If they require exactly (lower bound or at least) 2 resources per process then, to have a deadlock in the worst case, each process gets 1 resource each. Therefore 3 resources can have deadlock.

But if 1 process gets 2 resources (and its requirement matches) then it is able to complete. Likewise, 2 resources can also satisfy deadlock.

So, if there is only one resource, then there is no way a deadlock can be escaped.

Correct Answer

Your Answer is wrong (3)

3. GATE 1992 QUESTION

A Computer system has 6 tape drives, with n process computing for them. Each process needs 3 tape drives. The max value of n for which the system is guaranteed to be deadlock free

- a) 2 b) 3 c) 4 d) 1

$$= 5 \times (6 - 1)$$

$\Rightarrow R = 6$, $P_i = \text{No. of instances needed by each process} = 3$.

their and
em wait for
instance)

2

Now Give 2 instances to each process.

$$\Rightarrow \begin{array}{c|ccc} & P_1 & P_2 & P_3 \\ \hline 2 & \cancel{2} & \cancel{2} & \cancel{2} \\ \downarrow & \downarrow & \downarrow & \downarrow \\ \text{wait for} & & & \\ 1 \text{ instance} & = & = & \end{array} \quad \left. \begin{array}{l} \therefore \text{Min no of process that can cause deadlock} \\ = 3 \\ \\ \text{Max no of process that results in} \\ \text{DC free} = 2. \end{array} \right.$$

4. GATE 1993 QUESTION ON MINIMUM RESOURCES REQUIRED

will be
ng for one
ance

$m = ?$ A B C

a) 7 b) 9 c) 10 d) 13.

Max 'm' where there will be deadlock = $2+3+5=10$

Min no. of Resources where there will not be deadlock = 11. (anything > 11)

5. GATE 2005 QUESTION

Suppose n processes $P_1 - P_n$ share m identical resource units, which can be reserved and released one at a time. The maximum resource requirement of process P_i is S_i where $S_i > 0$. Which one of the following is a sufficient for ensuring that deadlock does not occur.

- a) $\forall i, s_i < m$ b) $\forall i, s_i < n$ c) $\sum_{i=1}^m s_i < (m+n)$ d) $\sum_{i=1}^n s_i < (m \times n)$

There are m Resource units, n -processes P_1, P_2, \dots, P_n

P_i - S_i units of Resource

$$P_2 \leq S_2$$

Basic units of Result

$$P_2 \leq S_2$$

$\sum_{i=1}^n S_i = n$ units of Resource

→ deadlock to occur

and not to

6. GATE 06 QUESTION ABOUT NECESSARY CONDITION FOR DEADLOCK

Consider the following snapshot of a system running 'n' processes. Process 'P_i' is holding x_i instances of a resource 'R' for $1 \leq i \leq n$. Currently all instances of R are occupied. Further, for all 'i' process 'i' has placed a request for an additional y_i instances it already has. There are exactly two process 'P_p' and 'P_q' such that $y_p = y_q = 0$. Which of the following can serve as necessary condition to guarantee that the system is not approaching a deadlock?


- a) $\min(x_p, x_q) < \max_{k \neq p, q} y_k$
- b) $x_p + x_q \geq \min_{k \neq p, q} y_k$
- c) $\max(x_p, x_q) > 1$
- d) $\min(x_p, x_q) > 1$

R = 9

P ₁	P ₂	P ₃	P ₄	P ₅	P ₆	P ₇	P ₈	P ₉
5	4	6	6	6	6	6	6	6
3	4	2	2	2	2	2	2	2
2	0	4	4	4	4	4	4	4

4 Resources are released now the necessary condition to break the Deadlock is the freed Resource should serve atleast one of the process that is in need of Resource then the Deadlock will be Broken.


Now Generalising the above concept



$(x_p + x_q)$ should satisfy atleast one of the Remaining process need
(atleast it should satisfy the min need of the among the Remaining process).

$$x_p + x_q \geq \min_{k \neq p, q} y_k$$

(Necessary)



Q.03 If all processes have same maximum need, then minimum need of each process does not exceed 4 and the sum of all their maximum needs is always less than 16. In this case,

Deadlock can never occur

Deadlock can occur

Explanation:

Consider the worst case all processes acquire maximum resources but still not able to finish. So the resources available must be 1 less than the maximum need for each of the processes (this ensures that none of them can finish).

We are given maximum need is always less than $m = n$. As per our condition for deadlock, resources available must be 1 less than maximum need for each of the processes \Rightarrow totally the resources available must be less than $(m \times n) - m = n$.

But 'n' is the available number of resources and hence no deadlock can occur.

Deadlock can never occur

Deadlock has to occur

None of the above


7. DEADLOCK HANDLING MECHANISMS

Strategies for Handling Deadlock

- ⇒ Deadlock Ignorance - Both windows and Linux uses Deadlock Ignorance
- ⇒ Deadlock prevention - Disable one of the four necessary conditions
- ⇒ Deadlock Avoidance
- ⇒ Deadlock Detection and Recovery - Most practical method

8. DEADLOCK PREVENTION

Condition	Approach
Mutual Exclusion	Spool Everything
Hold and wait	Request all resources initially
No preemption	Take resources away
Circular wait	order resources numerically



⇒ ME and Hold and wait disabling are not possible practically.
 ⇒ Hold and wait disabling is not possible because a process cannot declare its need well advanced of the execution.

⇒ preemption causes inconsistency
 ⇒ Disable circular wait is possible (Number all the Resources Initially and now a process is supposed to ask for resources in the increasing order) (P_i asks R₂ then it should ask for resource R₃, R₄... R_n (n>2) but not R₁) (Can be implemented practically).

9. SAFE, UNSAFE, DEADLOCK AVOIDANCE AND BANKERS ALGORITHM

At any instant of time the snapshot of the system is

	Tape drivers	plotters	scanners	CD-Rom's
E(6,3,4,2)	1	0	1	1
A(5,3,2,2)	0	1	0	0
C(4,0,2,0)	1	1	1	0
D(1,0,2,0)	1	0	0	1
E(0,2,0,0)	0	0	0	0

Resources Assigned

	Tape drivers	plotters	scanners	CD-Rom's
A	1	1	0	0
B	0	1	1	2
C	3	1	0	0
D	0	0	1	0
E	2	1	1	0

Resources still needed

E → It is a vector that represents the total no. of resources available in system

(18)

$$E(6 \ 3 \ 4 \ 2)$$

Tape drives CD ROMs
scanners
plotters

b and A → How many resource instances are still available (E - P)

↳ How many resources are assigned currently

→ Safe state is a state in which you could satisfy the need in some order

→ whenever the Available satisfies the need of a process it will run till completion and release all of its "Resources assigned."

⇒ In the above example Available = (10 20) it satisfied the need of process 'D' so the process 'D' completes the execution and it releases all of its "resources." $\Rightarrow A = \begin{matrix} 1 & 0 & 2 & 0 \\ \text{Assigned} & \end{matrix}$

$$D = \begin{matrix} 1 & 1 & 0 & 1 \\ \hline \end{matrix} \quad \text{'D' satisfied}$$

$$\text{New Available} = \begin{matrix} 2 & 1 & 2 & 1 \\ \hline \end{matrix}$$

⇒ with the New Available A can be satisfied

$$\Rightarrow \text{New Available} = \begin{matrix} 2 & 1 & 2 & 1 \\ \hline 3 & 0 & 1 & 1 \\ \hline 5 & 1 & 3 & 2 \end{matrix} \quad \text{'A' satisfied}$$

⇒ with New Available B can be satisfied

$$\begin{aligned} A &= 5 \ 1 \ 3 \ 2 && \text{'B' satisfied} \\ B &= \begin{matrix} 0 & 1 & 0 & 0 \\ \hline \end{matrix} \\ &\quad \hline 5 & 2 & 3 & 2 \end{aligned}$$

⇒ with New Available A = 5 2 3 2

$$\begin{aligned} &\text{'C' can be satisfied} && \text{'C' satisfied} \\ A &= 5 \ 2 \ 3 \ 2 \\ C &= \begin{matrix} 1 & 1 & 1 & 0 \\ \hline \end{matrix} \\ &\quad \hline 6 & 3 & 4 & 2 \end{aligned}$$

⇒ If you could satisfy the needs of all the processes in some sequence then it is called safe state.

$\therefore DABCE = \text{Safe State}$

⇒ The answer
Banker's

10-GATE

of three steps

There are

consider -

P0	X
P1	2
P2	2

$$\text{Total} = \begin{matrix} * & * \\ 5 & 5 \end{matrix}$$

$$\text{Allocated} = \begin{matrix} * & * \\ 5 & 4 \end{matrix}$$

$$\text{Available} = \begin{matrix} 0 & 1 \end{matrix}$$

Now, the

present

P, Res

Release

Now,

process

P, Res

Release

Now,

process

P, Res

Release

⇒ The above phase is called Deadlock Avoidance and the algo is called Banker's Algorithm.

10. GATE 2007 QUESTION ON SAFE STATE

Three resource types X, Y, Z

There are 5 units of each resource type

consider the following table and say which process finishes last.

	X	Y	Z	X	Y	Z
P0	1	2	1	1	0	3
P1	2	0	1	0	1	2
P2	2	2	1	1	2	0

Alloc Request

A) P0

B) P1

C) P2

D) None of above since the system is in Deadlock.

$$Total = \begin{pmatrix} X & Y & Z \\ 5 & 5 & 5 \end{pmatrix}$$

$$Allocated = \begin{pmatrix} 5 & 4 & 3 \end{pmatrix}$$

$$Available = \begin{pmatrix} 0 & 1 & 2 \end{pmatrix}$$

Now, the Available satisfies the need of P1 \Rightarrow after execution P1 releases the resources

$$\text{present available} = \begin{pmatrix} 0 & 1 & 2 \end{pmatrix}$$

$$P_1 \text{ Resource use} = \begin{pmatrix} 2 & 0 & 1 \end{pmatrix}$$

$$\frac{\text{Released}}{\begin{pmatrix} 2 & 1 & 3 \end{pmatrix}} = \text{New Available}$$

Now, $(2 \ 1 \ 3)$ will satisfy the need of P0 $(1 \ 0 \ 3)$

$$\therefore \begin{array}{r} (2 \ 1 \ 3) \\ (1 \ 2 \ 1) \\ \hline (3 \ 3 \ 4) \end{array} = \text{New available}$$

Now, New available satisfies the need of P2 $\Rightarrow (3 \ 3 \ 4) \bullet (0 \ 1 \ 2)$

$$\therefore \text{New available} = (3 \ 3 \ 4)$$

$$\text{Total} = \frac{(2 \bullet 1)}{\begin{pmatrix} 5 & 5 & 5 \end{pmatrix}}$$

$\boxed{P_1 \ P_0 \ P_2}$ is the safe sequence

safe state

QUESTION ON SAFE STATE

(5)

12. 6

	Allocated	Maximum	Future need
P _A	1 0 2 1 1	1 1 2 1 3	0 1 0 0 2
P _B	2 0 1 1 0	2 2 2 1 0	0 2 1 0 0
P _C	1 1 0 1 1	2 1 3 1 1	1 0 3 0 0
P _D	1 1 1 1 0	1 2 2 0 0	0 0 1 1 0

Available = (0 0 x 1 1) (Q) what is the smallest value of 'x', for which this is a safe state?

Need = (max - Allocation) \Rightarrow The future need matrix will be

\Rightarrow Using the available we should satisfy any one of the process future need

Now the available (0 0 x 1 1) satisfies need of P_D if x=1

$$= (0 0 1 1 1)$$

$$\therefore \text{Available} = (0 0 1 1 1)$$

$$\begin{array}{r} \text{P}_D \text{ Resources} = \\ \hline (1 & 1 & 1 & 1 & 0) \\ (1 & 1 & 2 & 2 & 1) = \text{New Available} \end{array}$$

Now, New Available (1 1 2 2 1) doesn't satisfy any of the process need.

If we observe we have put x=1 but if we put x=2 then the new available will be $\text{Avail}(0 0 2 1 1)$ \therefore Deadlock for x=1

$$\text{P}_D (0 0 1 1 0)$$

NewAvail = (1 1 3 2 1) \rightarrow This solves/leaves the need of all other processes \therefore for x=2 safe state exists

\therefore Min value of x=2 \therefore Nodeadlock

Q.10 Consider the following process and resource requirements of each process.

Process	Type 1	Type 2	Type 3	Type 4	Type 5
P ₁	2	1	2	1	2
P ₂	2	1	1	1	2
P ₃	1	1	1	1	1

Find the state of this system, assuming that there are a total of 5 instances of resource type 1 and 4 instances of resource type 2

Initial State: P₁: (2, 1, 2, 1, 2), P₂: (2, 1, 1, 1, 2), P₃: (1, 1, 1, 1, 1)

Safe state: (1, 1, 2, 2, 1)

Unsafe state: (1, 1, 3, 2, 1)

Deadlock state: (1, 1, 3, 2, 1)

Resource requirement table:

Resource Type	Total Available	Allocation	Remaining
Type 1	5	4	1
Type 2	4	3	1

Note: If a process needs more than the available resources, it is in an unsafe state.

1. GATE 2014 QUESTION ON BANKERS ALGORITHM

	X	Y	Z	X	Y	Z	Future Need		
P ₀	0	0	1	8	4	3	8	4	2
P ₁	3	2	0	6	2	0	3	0	0
P ₂	2	1	1	3	3	3	1	2	2

Allocation Max Need

Available

(3, 2, 2)

Now given the system is in safe state then will the Req's

Req 1: P₀(0, 0, 2)

Req₂ be granted?

Req₂: P₁(2, 0, 0)

Req₁: P₀(0, 0, 2)

Available : (3, 2, 2)

need

Now P₀ needs (0, 0, 2) Now assume i allocated it then Allocation Need matrices look as, when i allocate it the allocated Resources gets increased and Need of the process gets decreased

Allocation	Need		
	X	Y	Z
P ₀ 0 0 3	P ₀	8	4 0
P ₁ 3 2 0	P ₁	3	0 0
P ₂ 2 1 1	P ₂	1	2 2

Available will become (3, 2, 0).

↓
satis by P₁

⇒ 3 2 0 → New Available

3 2 0 → P₁ Release resources.

3 2 0 → New Available

need.
Deadlock
for X=1

Here the need of P₁ is satisfied. P₀, P₂ do not get satisfied so the Req₁ will not be granted.

Similarly perform with P₂ then you will get a safe sequence

3. GATE 1996 ON BANKERS ALGORITHM

Allocation	Max Need			Future Need			Available (2 2 0)
	X	Y	Z	R ₀	R ₁	R ₂	
P ₀ 1 0 2	4	1	2	3	1	0	Request P ₀ : (0 1 0)
P ₁ 0 3 1	1	5	1	1	2	0	which will the Req be granted
P ₂ 1 0 2	1	2	3	0	2	1	

Now, assume i allocated the resource then Allocated, FutureNeed, Available are going to change.

Allocated Need(Future)


P₀ : (1 1 2) P₁ : (3 0 0)

Available : (2 1 0) ⇒ cannot satisfy → Deadlock

4. MEMORY MANAGEMENT

NEED FOR MULTIPROGRAMMING AND MEMORY MANAGEMENT

→ CPU can directly access Registers, Mainmemory, Cache (If available)



Now assume the main memory is 4MB and I want to run process of size 4MB but the process spends fraction of 'p' time in doing I/O then the CPU utilisation?

CPU utilisation: The amount of time that you are using CPU running the program.

$$\frac{\text{MM}}{4\text{MB}} \quad \frac{\text{Process size}}{4\text{MB}}$$

$$\boxed{\text{CPU utilisation} = (1-p)} = 20\% \quad (\text{80\% time it spends in I/O (assuming)})$$

Now, MM = 16MB process size = 4MB. Each process spends fraction of 'p' time doing I/O what is the prob that all the process do I/O at same time?

$$\Rightarrow \frac{\text{MM}}{4\text{MB}} = 4 \text{ processes} \quad \therefore \text{Now prob that all process do I/O at same time} = p \times p \times p \times p = p^4$$

$$\therefore \boxed{\text{CPU utilisation} = 1 - p^4} \approx 60\% \quad (\text{assuming 80\% of time spends in I/O})$$

$$\Rightarrow \text{MM} = 32\text{MB} \quad \text{ps} = 4\text{MB} \Rightarrow 8 \text{ processes}$$

$$\boxed{\text{CPU utilisation} = 1 - p^8} \approx 83\%$$

$$\therefore \text{CPU utilisation} = 1 - p^n \\ = 1 - (\text{fraction of memory spent in I/O})^n$$

Degree of multiprogramming = The no. of processes that can be present in main memory at any given instant of time.

$$\therefore \boxed{\text{CPU utilisation} = 1 - p^n} \quad (n = \text{no. of processes in MM}).$$


CPU Utilization \propto No. of Processes in the Main Memory

2. OBJECT CODE, RELOCATION AND LINKER

(5)


We write the program in the Text editor and the further process is

Text editor




Libraries
C
D
E
⋮

Now, the object code is a file that contains **Instructions**, **Constants**, **Relocation Info** and **Symbol Table**. The Header contains pointers to the various segments of the object code program.




Now this object code file contains 'Relocation Info'. Now the compiler/assembler assume that the line starts with Address '0'.

Now,




This works fine when the address starts from '0' but there is no guarantee that the file (object file) will be loaded from Main memory from address '0' (All process will not start from address '0').

Now, In the main memory say the object file loaded starting from one address as look then,



Now, the "Relocation Info" in the object file contains whatever the lines that are changed to (Relocatable Address → Absolute Address).

→ Symbol table contains every symbol that is present in the program.



This contains
Relocatable
addresses bcoz
linker doesn't
know where the
program is located

phase (like
contain the
so we will
⇒ The mai

3. LOADER

Object linked

- 1) program load
- 2) Relocation
- 3) Symbol Resolving


Linker:

Symbols Resolution

loader:

Program loading

- ⇒ loading is not something and Main memory.
- ⇒ loading time



5. GATE 98 QUESTION ON LOADER

In a Resident OS computer, which of the following system software must reside in the main memory under all situations.

- (a) Assembler (b) Linker (c) Loader (d) Compiler

Assembler can be loaded whenever we require

Linker

⇒ There is No program that can load the process except loader.

4. GATE 95 QUESTION ON LINKER

A linker is given object modules for a set of programs that were compiled separately. What information need not be included in an object module?

- (a) object code (b) relocation bits (c) Names and locations of all external symbols defined in the object module (d) Absolute address of internal symbols.

The object module contains Header, Text Segment, Data Segment, Relocation Info, Symbol Table, Debug Info.

- a) object code must be present definitely.
- b) ~~absolute~~ Relocation bits are needed to find the location.
- c) stored in Symbol Table (Defines the names of External symbols and their address)
- d) Absolute Address is not present in the object module.

6. 2001 QUESTION ON RELOCATION

The process of assigning load addresses to the various parts of the program and adjusting the code and data in the program to reflect the assigned address

- a) Assembly b) passing ↗ Relocation c) Symbol Resolution

is called —

Basic definition of Relocation.

7. GATE 2004 QUESTION ON LINKER

Consider a program 'p' that consists two source modules m_1 and m_2 contained in two different files. If m_1 contains a reference to a function defined in M_2 , the reference will be resolved at

- (a) Edit time (b) Compile time ↗ Link time (d) Load time

9. Ques

Which linked

a) Sm

b) Lea

c) fo

d) Ex

of

of

to

b) →

and

c,d) →

to

10. Fin

Conti


2mb

4mb

4mb

6mb

10mb




11. RELOCATION AND PROTECTION IN CONTIGUOUS MEMORY ALLOCATIONS

⇒ Loader works efficiently if there is no preemption of process in the memory because if there is preemption there is no guarantee that the program that is preempted will not load from same memory location. So Loader doesn't work. So operating system used run time binding. Thus the concept of logical and physical address come into picture.

→ The addresses generated by the CPU while generating a process is called logical addresses. (Relocatable Address (assume address start from Zero)) Now, the logical address should be converted to physical address.

→ Involving loader to convert Relocatable Address to absolute Address is not a good idea (Preemption is possible). Relocatable Address = logical Address.



⇒ The 10th Byte in the process is equal to loc+10 in the Memory

12. DYNAMIC PARTITIONING


⇒ Dynamic partitioning / variable partitioning.

→ The userspace /Memory is not divided into fixed size partitions, it is left as it is. (The partition will be equal to process need)

→ If I go for dynamic partitioning there won't be any internal fragmentation.

⇒ If there is internal fragmentation then there is external fragmentation.

⇒ If there is no internal fragmentation then there may or may not be external fragmentation.



⇒ The adverb

- a) It is
 - b) size

⇒ The Allocation

13 ~~test~~ map P

⇒ The Data sh

⇒ The DFTQ shows

Bitmap:

→ The memory is

⇒ for every A
the allocati
occupied.

Now suppose
in the BIR
occupied a
of memory

Bind Boggling

(58)

memory
that is
not contig.
gical

and logical
the logical

ress is not
ical Address
generated by
cpu

⇒ Suppose that all the memory fragments are filled completely ⇒ There is no internal fragmentation. Now if the cells 1KB and 3KB got released but we cannot allocate the space to program of 4 KB because the memory that is freed is not contiguous locations. External Fragmentation is present.

⇒ Compaction/ Defragmentation ⇒ costly (Bring all empty spaces together)

⇒ The advantages of Dynamic partitions is

- a) It is flexible (Degree of Multiprogramming is not fixed)
- b) size of the process is not limited by the size of partition.

⇒ The Allocation and deallocation of memory is complex.

3: BITMAP FOR DYNAMIC PROGRAMMING

⇒ The data structures that are used to keep track of free and occupied spaces

⇒ The data structure is Bitmap and linked lists.

Bitmap :

⇒ The memory is divided into small parts called 'Allocation units'.

⇒ for every Allocation unit the single bit 0 or 1 is assigned 0 represents the allocation unit is open/free and 1 represents the allocation unit is occupied.

Allocation unit

OS
Hole
process p1
Hole
process p2

it is left


Now suppose the size of allocation unit is 4 Bytes = 32 Bits. Now 1 bit in the Bitmap is used to represent whether these 4B (Allocation unit) is occupied or not. so the Bitmap is going to take $\frac{1}{(32+1)} = \frac{1}{33}$ nd part of memory is taken by Bitmap.

fragmentation. \Rightarrow Bitmap is not widely used / Not used nowadays.


14. LINKED LIST FOR DYNAMIC PARTITIONING

(6)


Now, after a



⇒ The structure of the linked list will be like this



⇒ For the above diagram the structure of linked list will be



⇒ Searching will not take lot of time

⇒ Maintains the nodes in the increasing order of starting Address

⇒ Maintaining as double linked list has advantage. Now whenever you free a process then check if the previous node is hole and then merge them and check the node after hole then you should also merge it. precisely after freeing the process if you get run of holes then merge them into single node


15. FIRST FIT, NEXT FIT, BEST FIT, WORST FIT

The various algorithms that are used on the linked list are


- 1) First fit 3) Bestfit
- 2) Next fit 4) Worst fit

First Fit

⇒ The first fit algorithm says that scan the entire linked list and find the hole that is big enough to hold the need of the process.



The LL Representation of the above memory is.



⇒ Now say the process 'P' requires 50bytes, now the first fit algo says that start scanning the LL and while scanning if you find a hole that is large enough to hold the process then allocate memory to the required process.

Next Fit

The Next fit will start a

⇒ Next fit is

Best Fit

⇒ Best fit Algo which can a

⇒ The disadvan

it will cause

Worst fit

⇒ This says a assign the

Quick fit

⇒ This says th and maintain

⇒ We might ha

⇒ The malleable

16. GATE 2004 Q

Consider the Heap regions are in

The sequence of if we use

- a) either first fit/
- b) first fit but no

(6)

etc.

w/ hole

of linked

you free
merge them
closely after
single node

find the

Now, after allocation the LL will be $\xrightarrow{P|0|49} \xrightarrow{\dots} \xrightarrow{|50|99} \xrightarrow{P|100|19} \xrightarrow{\dots} \xrightarrow{|11|100|29} \xrightarrow{(6)} P|30|99$
Head.

Next Fit

The Next Fit is same exactly as FirstFit but the difference is we will start scanning the list exactly from the point where we left coalition
 \Rightarrow Next Fit is not better than FirstFit

Best Fit

\Rightarrow Best Fit Algo says that among all the holes find out the smallest hole which can accommodate the process.

\Rightarrow The disadvantage of Bestfit is , it is slower compared to first fit. and it will create small small holes.

Worst fit

\Rightarrow This says scan the entire list and assign the biggest hole possible and assign the process.
 \hookrightarrow Not biggest enough hole

Quick Fit

\Rightarrow This says that there are fixed sizes for the most frequently used process and maintain a linked list for them.

\Rightarrow We might have to maintain separate list.

\Rightarrow The malloc() function is going to use First fit Algorithm.

16. GATE 2024 QUESTION ON FIRST FIT AND BEST FIT


Consider the heap in which blank regions are not in use and hatched regions are in use(occupied)



use First fit
scanning
the process

The sequence of Requests for blocks of size 300, 25, 125, 50 can be satisfied if we use


- a) either first fit / Bestfit policy (anyone)
- b) first fit but not bestfit policy
- c) Bestfit but not Firstfit policy
- (d) None



17. VARIABLE PARTITIONING

A 1000KB memory is managed using Variable partitions but no compaction. It currently has 2 partitions of sizes 200KB and 260KB respectively. The smallest allocation request in KB that could be denied is for

- a) 151 b) 181 c) 231 d) 541



Now, Total = 1000KB

Already occupied = 200 + 260 = 460 KB.

Now, Remaining space = 540 KB. ∴ The max possible ans is 541 but it is not minimum.

⇒ The max no of partitions present in the partition is 3.


⇒ Now we need to take care that the three partitions should be minimum (this occurs when the three partitions are of equal size)

So the remaining space = 540 KB should be divided into 3 partitions of equal size = $\frac{540}{3} = 180 \text{ KB}$.

i. The min size of the programs that it should have to get rejected is

181

18. SUMMARY



IF ↑
EF ↑

Consider 900 KB memory is managed using variable partitions but no compaction. It currently has three process occupied partition sizes 212 KB, 214 KB and 206 KB respectively. The smallest allocation request that could be denied is _____ KB

Time taken to answer this question 00:01:10 ms

How Answer Add Notes View Notes Hide Comments

Solution: 100
Explanation:
First, how much size of small holes can be created?
With n processes → you can create minimum 1 hole → you can identify the maximum Process can be denied

hole	P1	P2	P3	hole
	212	114	100	474

Therefore if a process comes with size 475 KB you can't allocate.

With n processes → you can create maximum $n+1$ holes → you can identify the minimum Process can be denied

hole	P1	hole	P2	hole	P3	hole
	212		114		100	

Hole size = Total size available / no. of holes = $474 / 4 = 118 \text{ KB}$
Therefore two holes get 118 KB and two holes can get 119 KB
Therefore if a process comes with size 120 KB you can't allocate
If you decrease the size of one hole then one of the remaining holes size must be increased and then you can allocate 120 KB process.

GATE 98 QUESTION ON FIXED PARTITIONING

(63)

In a computer system where the best fit algo. is used for allocating jobs to memory partitions the following situation was encountered


Position sizes in KB	4K	8K	20K	2K				
	Jobs	2K	14K	3K	6K	10K	20K	2K
Time for execution	4	10	2	1	1	8	6	

when will 20K Job
complete?

4K	3K (0-2)			
8K	6K (0-1)			
20K	14K (0-10)	10K (0-11)	14K (0-11), 20K (11+8=19)	
2K	2K (0-4)			
positions	Jobs	At time t=10, both 8K and 20K partition gets freed.		

Ans = 19

19. SUMMARY ON PARTITIONING



overlays → overlays says that when a program is running then all the entire program need not be needed at a given time, only a part of the program is required at a instant so load that part and free the memory when you come/take/load the other part of program.

20. OVERLAYS

⇒ Sometimes the size of the biggest partition will be less than the size of the process. In that case we should go with "OVERLAYS"

⇒ Only a part of the program is loaded in the memory at any given instant of time.

⇒ The example of overlays is 'Assembler'.

Consider a 2 pass assembler

pass1: 70KB	pass2: 80KB	Symbol table: 30KB
Common Routine: 20KB	Total memory: 200KB	

2 pass means at any time it will be doing only one thing either 1st pass/ 2nd pass

In the first pass it needs pass1 needs Symbol Table: 30 KB, Common Routine: 20 KB
 pass1 need: $70 + 30 + 20 = 120$ KB.

⇒ But at any time only one one pass will be in use and both the passes always need symbol table and common routine. If overlay driver is 10KB, then what is the min partition size required?

⇒ Overlay driver is responsible for pulling out the pass1 and loading pass2.

Now, In pass1: $70\text{KB} + 30\text{KB} + 20\text{KB} = 120\text{KB}$ is needed

In pass2: $80\text{KB} + 30\text{KB} + 20\text{KB} = 130\text{KB}$

Now, pass1 / pass2 requires the overlay driver of 10KB

$$\therefore \text{pass1: } 120 + 10 = 130\text{KB}$$


$$\text{pass2: } 130 + 10 = 140\text{KB}$$

Now, we need in total a partition of size ↓

big enough that can hold the partition of size 140.

21. GATE 99 QUESTION ON OVERLAYS

The overlay tree for a program is shown below



process

(Q4)

what will be the size of partition (in physical memory) required to load (and run) this program?

(Q5)

- a) 12KB b) 14KB c) 10KB d) 8KB.

start of

We might need $(R+A+D)$ in the memory = $8+4+6 = 12\text{ KB}$

Similarly, $(R+A+E) = 14\text{ KB}$

$(R+B+F) = 10\text{ KB}$

$(R+C+G) = 14\text{ KB}$

30KB

∴ The size of partition = $\max \{12, 14, 10, 14\}$

Min Size of partition = 14

2nd pass

routine: 20KB

of 20

120KB.

cess

7A


2. NEED FOR PAGING

⇒ The main problem that even the dynamic partitioning could not eliminate is External Fragmentation.

⇒ so what they have proposed is divide the process into small parts called pages and also divide the memory into small parts called frames and load each page in a single frame (the division should be in such a way that the page size and frame size are equal).

⇒ Now, let us say the Main memory size is 16KB and i have 4 process each of size 4KB and the MM is divided into frames each of size 1KB.

partition



processes

B

C

D

E

F

G

H

I

J

K

L

M

N

O

P

Q

R

S

T

U

V

W

X

Y

Z

A

B

C

D

E

F

G

H

I

J

K

L

M

N

O

P

Q

R

S

T

U

V

W

X

Y

Z

A

B

C

D

E

F

G

H

I

J

K

L

M

N

O

P

Q

R

S

T

U

V

W

X

Y

Z

A

B

C

D

E

F

G

H

I

J

K

L

M

N

O

P

Q

R

S

T

U

V

W

X

Y

Z

A

B

C

D

E

F

G

H

I

J

K

L

M

N

O

P

Q

R

S

T

U

V

W

X

Y

Z

A

B

C

D

E

F

G

H

I

J

K

L

M

N

O

P

Q

R

S

T

U

V

W

X

Y

Z

A

B

C

D

E

F

G

H

I

J

K

L

M

N

O

P

Q

R

S

T

U

V

W

X

Y

Z

A

B

C

D

E

F

G

H

I

J

K

L

M

N

O

P

Q

R

S

T

U

V

W

X

Y

Z

A

B

C

D

E

F

G

H

I

J

K

L

M

N

O

P

Q

R

S

T

U

V

W

X

Y

Z

A

B

C

D

E

F

G

H

I

J

K

L

M

N

O

P

Q

R

S

T

U

V

W

X

Y

Z

A

B

C

D

E

F

G

H

I

J

K

L

M

N

O

P

Q

R

S

T

U

V

W

X

Y

Z

A

B

C

D

E

F

G

H

I

J

K

L

M

N

O

P

Q

R

S

T

U

V

W

X

Y

Z

A

23. PAGING EXPLAINED WITH EXAMPLE

Now let us say the \rightarrow Main Memory size = 64B then $2^6 = 64 \rightarrow$ 6 bits are needed in the physical address.

$$\Rightarrow \text{frame size} = 4B$$

$$\Rightarrow \text{No. of frames} = \frac{64B}{4B} = 16 \text{ frames} \quad (\text{4 bits are enough to uniquely identify frame in MM})$$

$$\Rightarrow \text{process size} = 16B, \text{ page size} = 4B$$

$$\Rightarrow \text{No. of pages} = \frac{16B}{4B} = 4 \text{ pages} \quad (2 \text{ bits are enough to identify a page})$$

\Rightarrow Now, the structure of the process will be


P ₀	0 1 2 3
1	4 5 6 7
2	8 9 10 11
3	12 13 14 15

$$\begin{aligned} \text{No. of frames} &= 4 \\ \text{process size} &= 0-15 \\ &= 16B \end{aligned}$$

\rightarrow The P
 \Rightarrow The L

\Rightarrow Now, the structure of Main memory will be

and say the process is loaded into MM starting from frame 2 (say frame 0, frame 1) are occupied.



\Rightarrow Now CPU generates the logical address say (6) which means the CPU needs 6th Byte in the program but it is loaded in the memory, The 6th byte in the process should be converted to 14 in such a way that 14 identifies the 14th byte in the MM (6th byte corresponds to 14th byte in MM).

$$\therefore 6 = 0 | 1 | 1 | 0$$

{ Now, Each page has 4 bytes init. \Rightarrow 2 bits are sufficient to identify particular byte in the memory so divide it into 2 parts

$$\begin{array}{|c|c|c|c|} \hline 0 & 1 & 1 & 0 \\ \hline \end{array}$$

page no | page offset


ii)

Now this Address should be converted in such away that it identifies 14th byte in MM.

\therefore with the help of above info \langle page no, page offset \rangle we go to page table.

$$VA = 32 \text{ bit}$$


$$\text{Page size} = 4KB$$



General process of solving

IMPORTANT

$$PA = 64 MB$$



(66)

ie needed
physicallyno address
identifies
MM)ough to
dify a page)frames = 4
 \Rightarrow size = $0-15$
 $= 16 \text{ B.}$

in Memory

size of 824B.

CPU needs
byte to
identifies $16 \rightarrow 2 \text{ bits}$
circular byte
into 2

that

Every process has its own page table, the pagetable contains the frame no's
that corresponds to diff page no's.

(67)

0	f2
1	f3
2	f4
3	f5

<page no> <Frame numbers>


page no = $(0)_2 = (1) \Rightarrow \text{Page 1}$

corresponds to frame 3.

page offset = Frame offset = $(10)_2$
 $= 2$

\therefore Go to frame 3 and fetch the
Byte at 2nd position (0th, 1st, 2nd)
 $= \langle f_3, 10 \rangle$

physical address: $\boxed{0 \ 0 \ 1 \ 1 \ 1 \ 0} = 14$
 frame number offset (same as offset in logical address)
 \downarrow \downarrow
 0011 (2)
 $= 3.$



Read
Question
Properly

24. BASICS OF BINARY ADDRESS

$$\begin{array}{lll}
 2^0 = 1 & 2^5 = 32 & 2^9 = 512 \\
 2^1 = 2 & 2^6 = 64 & 2^{10} = 1024 \\
 2^2 = 4 & 2^7 = 128 & 2^{11} = 2048 \\
 2^3 = 8 & 2^8 = 256 & 2^{12} = 4096 \\
 2^4 = 16 & 2^9 = 512 & 2^{13} = 8192 \\
 & 2^{10} = 1024 & 2^{14} = 16384 \\
 & 2^{11} = 2048 & 2^{15} = 32768 \\
 & 2^{12} = 4096 & 2^{16} = 65536 \\
 & 2^{13} = 8192 & 2^{17} = 131072 \\
 & 2^{14} = 16384 & 2^{18} = 262144 \\
 & 2^{15} = 32768 & 2^{19} = 524288 \\
 & 2^{16} = 65536 & 2^{20} = 1048576 \\
 & 2^{17} = 131072 & 2^{21} = 2097152 \\
 & 2^{18} = 262144 & 2^{22} = 512000 \\
 & 2^{19} = 524288 & 2^{23} = 1024000 \\
 & 2^{20} = 1048576 & 2^{24} = 2048000 \\
 & 2^{21} = 2097152 & 2^{25} = 4096000 \\
 & 2^{22} = 512000 & 2^{26} = 8192000 \\
 & 2^{23} = 1024000 & 2^{27} = 16384000 \\
 & 2^{24} = 2048000 & 2^{28} = 32768000 \\
 & 2^{25} = 4096000 & 2^{29} = 65536000 \\
 & 2^{26} = 8192000 & 2^{30} = 131072000 \\
 & 2^{27} = 16384000 & 2^{31} = 327680000 \\
 & 2^{28} = 32768000 & 2^{32} = 655360000 \\
 & 2^{29} = 65536000 & 2^{33} = 1310720000 \\
 & 2^{30} = 131072000 & 2^{34} = 2621440000 \\
 & 2^{31} = 262144000 & 2^{35} = 5242880000 \\
 & 2^{32} = 524288000 & 2^{36} = 1048576000 \\
 & 2^{33} = 1048576000 & 2^{37} = 2097152000 \\
 & 2^{34} = 2097152000 & 2^{38} = 4194304000 \\
 & 2^{35} = 4194304000 & 2^{39} = 8388608000 \\
 & 2^{36} = 8388608000 & 2^{40} = 16777216000 \\
 & 2^{37} = 16777216000 & 2^{41} = 33554432000 \\
 & 2^{38} = 33554432000 & 2^{42} = 67108864000 \\
 & 2^{39} = 67108864000 & 2^{43} = 134217728000 \\
 & 2^{40} = 134217728000 & 2^{44} = 268435456000 \\
 & 2^{41} = 268435456000 & 2^{45} = 536870912000 \\
 & 2^{42} = 536870912000 & 2^{46} = 1073741824000 \\
 & 2^{43} = 1073741824000 & 2^{47} = 2147483648000 \\
 & 2^{44} = 2147483648000 & 2^{48} = 4294967296000 \\
 & 2^{45} = 4294967296000 & 2^{49} = 8589934592000 \\
 & 2^{46} = 8589934592000 & 2^{50} = 17179869184000 \\
 & 2^{47} = 17179869184000 & 2^{51} = 34359738368000 \\
 & 2^{48} = 34359738368000 & 2^{52} = 68719476736000 \\
 & 2^{49} = 68719476736000 & 2^{53} = 137438953472000 \\
 & 2^{50} = 137438953472000 & 2^{54} = 274877906944000 \\
 & 2^{51} = 274877906944000 & 2^{55} = 549755813888000 \\
 & 2^{52} = 549755813888000 & 2^{56} = 1099511627776000 \\
 & 2^{53} = 1099511627776000 & 2^{57} = 2199023255520000 \\
 & 2^{54} = 2199023255520000 & 2^{58} = 4398046511040000 \\
 & 2^{55} = 4398046511040000 & 2^{59} = 8796093022080000 \\
 & 2^{56} = 8796093022080000 & 2^{60} = 17592186044160000 \\
 & 2^{57} = 17592186044160000 & 2^{61} = 35184372088320000 \\
 & 2^{58} = 35184372088320000 & 2^{62} = 70368744176640000 \\
 & 2^{59} = 70368744176640000 & 2^{63} = 140737488353280000 \\
 & 2^{60} = 140737488353280000 & 2^{64} = 281474976706560000 \\
 & 2^{61} = 281474976706560000 & 2^{65} = 562949953413120000 \\
 & 2^{62} = 562949953413120000 & 2^{66} = 1125899906826240000 \\
 & 2^{63} = 1125899906826240000 & 2^{67} = 2251799813652480000 \\
 & 2^{64} = 2251799813652480000 & 2^{68} = 4503599627304960000 \\
 & 2^{65} = 4503599627304960000 & 2^{69} = 9007199254609920000 \\
 & 2^{66} = 9007199254609920000 & 2^{70} = 18014398509219840000 \\
 & 2^{67} = 18014398509219840000 & 2^{71} = 36028797018439680000 \\
 & 2^{68} = 36028797018439680000 & 2^{72} = 72057594036879360000 \\
 & 2^{69} = 72057594036879360000 & 2^{73} = 144115188073758720000 \\
 & 2^{70} = 144115188073758720000 & 2^{74} = 288230376147517440000 \\
 & 2^{71} = 288230376147517440000 & 2^{75} = 576460752295034880000 \\
 & 2^{72} = 576460752295034880000 & 2^{76} = 1152921504590069760000 \\
 & 2^{73} = 1152921504590069760000 & 2^{77} = 2305843009180139520000 \\
 & 2^{74} = 2305843009180139520000 & 2^{78} = 4611686018360279040000 \\
 & 2^{75} = 4611686018360279040000 & 2^{79} = 9223372036720558080000 \\
 & 2^{76} = 9223372036720558080000 & 2^{80} = 18446744073441116160000 \\
 & 2^{77} = 18446744073441116160000 & 2^{81} = 36893488146882232320000 \\
 & 2^{78} = 36893488146882232320000 & 2^{82} = 73786976293764464640000 \\
 & 2^{79} = 73786976293764464640000 & 2^{83} = 147573952587528929280000 \\
 & 2^{80} = 147573952587528929280000 & 2^{84} = 295147905175057858560000 \\
 & 2^{81} = 295147905175057858560000 & 2^{85} = 590295810350115717120000 \\
 & 2^{82} = 590295810350115717120000 & 2^{86} = 1180591620700231434240000 \\
 & 2^{83} = 1180591620700231434240000 & 2^{87} = 2361183241400462868480000 \\
 & 2^{84} = 2361183241400462868480000 & 2^{88} = 4722366482800925736960000 \\
 & 2^{85} = 4722366482800925736960000 & 2^{89} = 9444732965601851473920000 \\
 & 2^{86} = 9444732965601851473920000 & 2^{90} = 18889465931203702947840000 \\
 & 2^{87} = 18889465931203702947840000 & 2^{91} = 37778931862407405895680000 \\
 & 2^{88} = 37778931862407405895680000 & 2^{92} = 75557863724814811791360000 \\
 & 2^{89} = 75557863724814811791360000 & 2^{93} = 151115727449629623582720000 \\
 & 2^{90} = 151115727449629623582720000 & 2^{94} = 302231454899259247165440000 \\
 & 2^{91} = 302231454899259247165440000 & 2^{95} = 604462909798518494330880000 \\
 & 2^{92} = 604462909798518494330880000 & 2^{96} = 1208925819597036988661760000 \\
 & 2^{93} = 1208925819597036988661760000 & 2^{97} = 2417851639194073977323520000 \\
 & 2^{94} = 2417851639194073977323520000 & 2^{98} = 4835703278388147954647040000 \\
 & 2^{95} = 4835703278388147954647040000 & 2^{99} = 9671406556776295909294080000 \\
 & 2^{96} = 9671406556776295909294080000 & 2^{100} = 19342813113552591818588160000
 \end{array}$$

25. PHYSICAL ADDRESS SPACE AND LOGICAL ADDRESS SPACE

⇒ The smallest addressable unit in the Computer is word

Physical Address Space

⇒ physical Address Space is nothing but size of main memory

⇒ Now, PAS = 1GB

$$PAS = 2^30 \times 2^10 B$$

$$PAS = 2^{17} \text{ Bytes} \Rightarrow \text{Now given 1 word} = 4B = 2^2 B$$

$$\Rightarrow PAS = 2^{17} \text{ Bytes}$$

$$= \frac{2^{17}}{2^2} \text{ words} \Rightarrow PAS = 2^{15} \text{ words}$$

$$\begin{aligned}
 PAS &= m \text{ words} \\
 PA &= \log_2(m) \text{ bits}
 \end{aligned}$$

$$\Rightarrow \text{physical Address} = 15 \text{ bits} (\log_2(2^{15}))$$

Logical Address Space / Virtual Address Space

⇒ logical Address Space = size of a process

$$LAS = 256 MB$$

$$= 2^8 \times 2^{20} B$$

$$= 2^{28} B \Rightarrow \text{Now given 1 word} = 4B = 2^2 B$$

$$\Rightarrow LAS = \frac{2^{28}}{2^2} \text{ words}$$

$$LAS = 2^{26} \text{ words}$$

$$\Rightarrow LA = 2^{26} \text{ bits}$$

$$\begin{aligned}
 LAS &= m \text{ words} \\
 LA &= \log_2(m) \text{ bits}
 \end{aligned}$$

$$\text{Logical Address} = \text{No. of bits required to address}$$

⇒ Whenever the size of the process is larger than that of MM then we are putting a part of main memory and we will be able to run it.

process in

⇒ Virtual memory was introduced to increase the degree of multiprogramming.

⑧

page 5

1 2
page

PAS = M

LAS = P

page size

PA = F

LA = L


frame

PA =

LA =

Page no

Q. page size = framesize = 'p' words $\Rightarrow (\log_2 p)$ bits are needed



$\Rightarrow p$ words are present in the page

\Rightarrow page size = 4KB.

word size = 4B.

Page size = $2^{10} \times 4B$.

[page size = 2^{10} words] \Rightarrow 10 bits = page offset.

69

PAGE TABLE

PAS = Main memory = M words

LAS = 128MB $\Rightarrow 2^{27}$ B $\Rightarrow 27$ bits

IAS = Process size = L words.

PAS = 1MB = 2^{20} B. = 20 bits

Page size = 'p' words.


PS = 4KB = 2^{12} B. = 12 bits.

PA = $\lceil \log_2 M \rceil$ bits. = m bits (say)

LA = $\lceil \log_2 L \rceil$ bits = l bits (say)

Page offset = $\lceil \log_2 p \rceil$ = p bits (say).

$(\log_2 (2^{15}))$




Frame = 2^p words

PAS = 2^m words

No. of frames = $\frac{PAS}{\text{framesize}} = \frac{2^m}{2^p} = 2^{m-p}$ frames


X




page size = 2^p words.

LAS = 2^l words

No. of pages = $\frac{LAS}{\text{page size}} = \frac{2^l}{2^p} = 2^{l-p}$ pages


Now, PA = 

LA = 

(10)

27. NUI

Page table




⇒ No. of entries in the page table = No. of pages in the process = 2^l

⇒ Let 'e' be the size of each entry

$$\Rightarrow \text{page table size} = 2^{l-p} * (e) \text{ bytes.}$$

⇒ If the value of 'e' is not given then, $\boxed{\text{page table size} = 2^{l-p} * (m-p)}$



Example

$$\text{LAS} = 128\text{MB} = 2^{27}\text{B}$$

$$\text{PAS} = 1\text{MB} = 2^{20}\text{B}$$

$$\text{PS} = 4\text{KB} = 2^{12}\text{B}$$

$$\text{LA} = 27 \text{ bits}$$


$$\text{PA} = 20 \text{ bits}$$

$$\text{Page offset} = 12 \text{ bits}$$

$$\text{Page table size} = ?$$


Given,

$$\text{LA} = 27 \text{ bits} \rightarrow$$



$$\text{PA} = 20 \text{ bits} \rightarrow$$


$$\text{P.O. size} = 12 \text{ bits}$$



$$\text{No. of pages} = 2^{15}$$

$$\therefore \text{page table size} = 2^{15} \times 8 \text{ bits} = 2^{15} \times 1 \text{ Byte}$$

$$\boxed{\text{PTS} \Rightarrow 2^{15} \text{ Bytes} = 32 \text{ KB}}$$



2^{15} pages

Nothing is mentioned about the size of each entry so total it has frame size.

$$\boxed{\text{PTS} = 32 \text{ KB.}}$$

$$\boxed{\text{PS} = 4 \text{ KB.}}$$

PTS >> PS (Multi-level paging).

PTS

27. LAS:

page

27. NUMERICAL ON PAGING

LAS	PAS	LA	PA	Pagesize	Page offset	pages	frames	PTE	PTs.
128KB	128KB	17bits	17bits	4KB	12bits	32	32	5bits	$(\frac{2^5 \times 5}{8})$ bits
256KB	1MB	18bits	20bits	4KB	12bits	64	2^8	2B	$(2^6 \times 2)$ bytes
1MB	2^{18} B	20bits	18bits	2^{10} B	10bits	2^{10}	256	8bits	2^{13} bits
2^{10} B	512MB	20bits	21bits	2^{12} B	12bits	256	2^{17}	17bits	(256×16) bits
2^{22} B	2^{21} B	22bits	21bits	2^{12} B	12bits	2^{10}	2^9	9bits	
2^{22} B	2^{22} B	22bits	22bits	2^{14} B	14bits	2^8	2^8	8bits	256B

$\Rightarrow LAS = 128KB \Rightarrow LA = \lceil \log_2 128 \rceil = 7 \text{ bits} = 128KB = 2^7 \times 2^{10} B = 2^{17} \text{ Bytes} = 17 \text{ bits}$

$PAS = 128KB \Rightarrow PA = \lceil \log_2 128 \rceil = 7 \text{ bits}$

page size = 4KB \Rightarrow page offset = $4 \times 2^{10} B = 2^{12}$ B \Rightarrow page offset = 12bits

No. of pages = $\frac{LAS}{PS} = \frac{128KB}{4KB} = 32 \text{ pages}$

No. frames = $\frac{PAS}{FS} = \frac{PAS}{PS} = \frac{128KB}{4KB} = 32 \text{ frames}$

PTE = PTE contains frame nos, here frames=32 \Rightarrow 5bits will be needed to represent each frame uniquely.

PTs = (No. of pages) \times (PTE size) bits = $2^5 \times 5 \text{ bits} = \frac{2^5 \times 5}{8} \text{ bytes} \leq 32B$

→ LAS = 1MB = $1 \times 2^{20} B = 2^{20} B \Rightarrow LA = \lceil \log_2 2^{20} \rceil = 20 \text{ bits}$

thing is mentioned out the size of each page so take it as frame size.

page offset = 10bits \Rightarrow Now, the page size = 2^{10} .

$\Rightarrow LAS = 1MB, \text{ page size} = 2^{10} \Rightarrow \text{No. of pages} = \frac{LAS}{2^{10}} = \frac{2^{20}}{2^{10}} = 2^{10} =$


\Rightarrow Now, No. of frames = $\frac{PAS}{FrameSize} = \frac{PAS}{PageSize} \Rightarrow PTS = \frac{PAS}{PageSize} \times \frac{1}{No. of frames}$

$$\begin{aligned} \Rightarrow PAS &= 2^{10} \times 256 \\ &= 2^{10} \times 2^8 = 2^{18}. \end{aligned}$$

$\Rightarrow PTE = 8 \text{ bits} \Rightarrow PTS = \text{No. of pages} \times PTE$
 $= 2^{10} \times 8 = 2^{13} \text{ bits}$

$\Rightarrow PA = 18 \text{ bits}$

28. PAGE TABLE ENTRY



- Referenced: This bit says whether this page has been referenced or not.
- Modified: whether the page has been modified or not. (Also called Dirty bit)
- protection: what kind of protection you want to assign to a particular page (Read, write, Read/Write, ...)
- present/Absent: Represents whether the page is present/absent in memory.
 - ⇒ Demand paging is loading the pages into MMU only when they are needed.
 - ⇒ Useful in Virtual memory concept.
- ⇒ page frame num ⇒ Contains the frame no. corresponding to particular page number.

29. GATE 2004 QUESTION ON PAGETABLE ENTRY

In Virtual memory System, size of virtual address is 32 bits, size of physical Address is 30 bits, page size is 4KB and size of each page-table entry = 32 bits, the MM is Byte addressable. Which of the following is main max no. of bits that can be used for storing protection and other information in each page table entry.

- A) 2 B) 10 C) 12 D) 14

⇒ logical Address: LA = 32 bits

PA = 30 bits

PS = 4 KB

PTE = 32 bits

pn = 30 bits

LA = 32 bits

No. of pa

30. NEED

LA = 32 bits

LAS = 2^{12} Bytes

PS = 4 KB =

= 2^{12} B

PTE = 4B

PIS = (No. of

⇒ No. of

should be

big eno

should

(CPU)

[B]

The

of


(72) $PA = 30 \text{ bits} \Rightarrow PAS = 2^{30} \text{ B.}$ $LA = 32 \text{ bits} \Rightarrow LAS = 2^{32} \text{ B.}$ $\left\{ \text{Size of process} > \text{Size of Main Memory} \right\}$

Now, page size = Frame size = $4 \text{ KB.} = 2^{12} \text{ B.}$

$$\text{No. of frames} = \frac{PAS}{PS} = \frac{2^{30} \text{ B.}}{2^{12} \text{ B.}} = 2^{18} \text{ B.}$$

\Rightarrow No. of bits required for frame no. = $\lceil \log_2 2^{18} \rceil = 18 \text{ bits.}$

Now,



30. NEED FOR MULTILEVEL PAGING:

LA = 32 bits.

LAS = 2^{22} bytes

$$PS = 4 \text{ KB} \Rightarrow \text{page offset} = 12 \text{ bits} \Rightarrow \text{No. of pages} = \frac{LAS}{PS} = \frac{2^{22} \text{ B.}}{2^{12} \text{ B.}} = 2^10$$


No. of pages = 1K

PTE = 4B


$$PIS = (\text{No. of pages}) \times \text{PTE} = 1K * 4B = 4 \text{ KB.}$$

of physical
32 bit, the
of bits that
page table

\Rightarrow Now, To run a process/program, the process pages and the page table should be loaded in the Main memory. Now if the page table is very much big enough to fit in one frame of the main memory then the page table should also be divided into pages.



31. TWO-LEVEL PAGING Example



$$\text{Here } PTS = 2^{10} \times 4B \\ = 4KB$$

$$PTS = PS$$

$$\Rightarrow \text{No. of entries} = 2^{10}$$


\rightarrow To identify a particular entry we need 10 bits.

\Rightarrow This pagetable should always be in main memory.

\Rightarrow The PT Base Register stores the Address of the frame that contains the (pagetable).

\rightarrow To keep track of pages of $PS = FS$ in which frames of MM

$$PS = 4KB = FS$$



$$\text{Now } PTS \gg PS = FS \rightarrow \text{Hence the page table cannot fit in one frame of the MM}$$

\rightarrow So divide the page table into no of pages

$$\text{Now we get: No. of pages} = \frac{4MB}{4KB} = \underline{\underline{1K pages}}$$

\rightarrow Now the page table is divided into pages and loaded in main memory. Now we need to keep track of pages of the pagetable are loaded which in which frame of MM, so we need another page table.

\rightarrow Now here assume each entry size = 4B.

$$\text{Each page size} = 4KB$$

$$\Rightarrow \text{No. of entries per page} = \frac{4KB}{4B} = 2^{10} = 1024 \text{ bits are needed}$$

to address each page of pagetable

No. of P

$$PT_2 =$$

$$PT_3 =$$

\rightarrow Index the

$$PTE = 4B$$

$$PS = 1MB$$

$$3> PTE = 4B, 1$$

32. EXA

VA = LA	PO
48b	
64b	
72b	2
72b	2
72b	16

$$\rightarrow VA = 4$$

$$PS = 16$$

$$\therefore PT_1 =$$

=

32 - EXAMPLES ON MULTILEVEL PAGING

No (processes)	VA=VA	Page size	PTE	Address splitting		
				PT1	PT2	PT3
	48b	16KB	4B	$(2^{34} \times 4)B$	$2^{22} \times 2^2 B$	$2^4 B$
	64b	1MB	4B	2^{16}	$2^{28} B$	$2^{10} B$
	12b	1GB	4B	$(2^{42} \times 2^2)B$	$(2^{14} \times 2^2)$	-
	12b	256MB	4B	$(2^{44} \times 2^2)B$	$(2^{18} \times 2^2)$	-
	12b	16MB	4B	$(2^{48} \times 2^2)B$	$(2^{26} \times 2^2)$	$(2^4 \times 2^2)B$

$\Rightarrow VA = 48 \text{ bits} \Rightarrow VAS = 2^{48} B$

$PS = 16 \text{ KB} = 2^{14} B \Rightarrow \text{No. of pages} = \frac{VAS}{PS} = \frac{2^{48}}{2^{14}} = 2^{34} \text{ pages} \times (PT_1, \text{ size}) = 2^{34} \times 2^2 = 2^{36} B$

$\therefore PT_1 = 2^{36} B, \text{ Now, } PS = 16 \text{ KB}$

$\Rightarrow PT_2 = \frac{PT_1}{PS} = \frac{2^{36}}{2^{14} \times 2^{10}} = 2^{22} \times 2^2 B = 2^{24}$

$\Rightarrow PT_2 = \left(\frac{PT_1}{PS} \times \text{PTE} \right) = \frac{2^{36}}{16 \times 2^{10}} \times 4B = 2^{12} B$

$\Rightarrow VA = 64 \text{ bits} \Rightarrow VAS = 2^{64} B$

$PS = 1 \text{ MB} \Rightarrow 2^{20} B$

$PTE = 4B$

No. of pages = $\frac{VAS}{PS} = \frac{2^{64}}{2^{20}} = 2^{44} \Rightarrow PT_1 = \text{No. of pages} \times \text{PTE}$

$= 2^{44} \times 4B$

$= 2^{46} B$


$PT_2 = \frac{PT_1}{PS} \times \text{PTE} = \frac{2^{46}}{2^{20}} \times 2^2 B = 2^{28} B$

$PT_3 = \frac{PT_2}{PS} \times \text{PTE} = \frac{2^{28}}{2^{20}} \times 2^2 B = 2^{10} B$

Index the outermost pt = $PT_3 = 8 \text{ bits} \text{ (needed)} (2^8 \text{ pages per page})$

$\Rightarrow PTE = 4B, PS = 1 \text{ MB} \Rightarrow \text{No. of entries per page} = \frac{2^{20}}{2^8} = 2^{12} = 4096 \text{ entries needed}$

$\Rightarrow PTE = 4B, PS = 1 \text{ MB} \Rightarrow \text{No. of entries per page} = 18$



34. Examples on how to make page table fit in one page

$$1) VAS = 4MB$$

$$PS = 4KB$$

$$PTE = 4B$$

$$VAS = 4MB = 2^{22}B$$

$$PS = 4KB = 2^12B$$

$$PTE = 4B$$

$$\left. \begin{array}{l} \text{No. of pages} = \frac{VAS}{PS} = \frac{4MB}{4KB} = 2^{10} \\ = 1K \text{ pages} \end{array} \right\}$$

$$\text{Now, } PTS = \text{page table pages} * e$$

$$PTS = 1K * e$$

Now, $PTS \leq PS$ (to fit PTS in one page)

$$1K * e \leq PS$$

$$e \leq \frac{2^{12}}{2^{10}}$$

$$e \leq 4B$$

$$2) VAS = 4GB = 4 \times 2^{30} = 2^{32}B$$

$$PS = 128KB = 2^{17}B$$

$$\text{No. of pages} = \frac{VAS}{PS} = 2^{15} \text{ pages}$$

$$= 32K \text{ pages.}$$

$$\text{Now, } PTS = \text{No. of pages} * e$$

$$PTS = 32K * e$$

$$\Rightarrow PTS \leq PS$$

$$\Rightarrow 2^{15} * e \leq 2^{17}$$

$$e \leq 4B$$

(2) Which

a) Faster

b) process

c) linked

in th

4) program

33-GATE

PA = 36 bits

as follow

→ Bits : 3

→ Bits :

→ Bits : 12

→ " "

Then PTE

A) 20/20/20

PA = 36 bits

PS = 4KB

⇒ when we
in all the

35. GATE Q1 AND Q9 QUESTION ON PAGING

1) Consider a machine with 64MB physical memory and 32 bit virtual address space. If the page size is 4KB, what is approximate size of PT?

- a) 16MB b) 8MB c) 2MB d) 4MB

$$VAS = 64MB = 2^{26}B$$

$$VA = 32 \text{ bits} \Rightarrow VAS = 2^{32}B$$

$$PS = FS = 4KB = 2^{12}B$$

$$\left. \begin{array}{l} \text{No. of pages} = \frac{2^{32}}{2^{12}} = 2^{20} \text{ pages} \\ \Rightarrow PTS = \text{No. of pages} * e \end{array} \right\}$$

$$= \text{No. of pages} * \text{frame size num}$$

$$= 2^{20} * \text{frame num}$$

$$= (2^{20} * 14) \text{ bits} \approx 14M \text{ bits}$$

$$= \frac{14M}{8} \text{ Bytes} = 2MB$$

36 GATE 20

Theory ques


41. GATE 20

VA = 46 bits

PTE = 32 bits

Let size of P

Felt stuck sometimes while forming VA



Q. Which of the following is/are advantages of VM?

- a) Faster access to memory on an average (all pages are in hard disk so slower)
- b) process can be given protected address spaces (not specific to VM)
- c) linker can assign address independent of where the program will be loaded in the physical memory. (relocation thus exists in contiguous allocation also)
- d) programs larger than the physical memory size can be run.

GATE 2008 Question on Multilevel Paging

PA = 36 bits, VA = 32 bits, PS = 4 KB, PTE = 4B, 3-level PT is used. VA is divided as follows:

- Bits 30-31 are used to index I level PT
- Bits 21-29 " " " " II " "
- Bits 12-20 " " " " III " "
- " 0-11 are used as offsets within a page


Then PTE sizes in I, II and III level PT are:

- A) 20, 20, 20 B) 24, 24, 24 C) 24, 24, 20 D) 25, 25, 24

PA = 36 bits

VA Address

PS = 4 KB \rightarrow page offset = 12 bits



When we have multilevel paging, we use same no. of bits to represent a frame in all the levels.

GATE 2009 Question on Multilevel Paging

Easy question easily ans we rable

size num

GATE 2013 Question on Multilevel Paging

VA = 46 bits, PA = 32 bits, 3-level paging, first level table has exactly one page

PTE = 32 bits, what is the size of the page in computer?

Let size of page = p bytes, and PTE = 4B. \Rightarrow No. of entries per page = $P/4$

$$\text{Page} \left\{ \begin{array}{l} \text{P/4 entries come out} \\ \text{P/4 entries will come out} \\ \text{No. of entries} = (P/4)^2 \end{array} \right. \Rightarrow (P/4)^3 \quad \therefore VAS = (P/4)^3 * p = 8^{46}$$

$$P = 8 KB$$

Consider the following statements:
 S₁: Demand paging requires the programmer to instruct the operating system to load a particular virtual memory page.
 S₂: Dynamic loading follows inefficient memory utilization.
 S₃: Pages that are shared between 2 or more processes can never be swapped out of the memory.
 Which of the above is correct?

Only S₁

Only S₂ and S₃

All of the above

None of these

Solutions:
 S₁: It is incorrect as OS automatically loads pages from disk when it is needed.
 S₂: It is incorrect as dynamic follows efficient memory utilization.
 S₃: It is incorrect, i.e. when pages are shared between 2 or more processes then it can be swapped out from memory to disk using demand paging to swap in new pages when memory is full.

42- FINDING OPTIMAL PAGE SIZE

$$VAS = 4GB$$

$$PS = 4KB$$

$$\Rightarrow \text{No. of pages} = \frac{VAS}{PS}$$

$$= 1M \text{ pages}$$

$$VAS = 4GB$$

$$PS = 4MB$$

$$\text{No. of pages} = \frac{VAS}{PS}$$

$$= \frac{4GB}{4MB} = 1K \text{ pages}$$

Therefore $PS \uparrow$ $PTS \downarrow$

$$\text{Page size} = p \text{ Bytes}$$

$$PTE = e \text{ bytes}$$

$$\text{on Average } VAS = S \text{ Bytes}$$

$$\text{overheads} = (P_2) + (\frac{s}{p}) * e$$

The last page might not be completely filled

$$\text{To minimize the overheads, differentiate w.r.t. } p \Rightarrow \frac{d}{dp} (P_2 + (\frac{s}{p}) * e) = 0$$

$$\Rightarrow \frac{1}{2} - \frac{s}{p^2} * e = 0$$

$$\Rightarrow p = \sqrt{2Se} \quad | S: \text{Avg. process size} \\ e: \text{PTE}$$

S	e	Page size
4KB	8B	~56B
16MB	8B	8KB
32MB	32B	4MB

$$\Rightarrow VAS = 4KB = 2^{12} B$$

$$PTE = e = 8B$$


$$\Rightarrow p = \sqrt{2 \times 2^{12} \times 8} = 2^8 = 256B$$

\Rightarrow In general the OS takes the process and calculate the overhead based on that formula, but some OS takes the process, divides them into sections (code section, data section, stack section) and divide each section into pages based on the above formula. Then the overhead on a particular section will be

$$\text{Overhead} = \left[\frac{np}{z} + s(p)*e \right]$$

n : no. of pages the section is divided into.

43. VM



Q. 25
Consider a paging scheme, in which average process size is 16 MB and each page table entry size is 16 B. The optimal size of page to minimize total overhead due to page table and internal fragmentation is _____ KB. (upto 1 decimal place)

Solution:
22.5 (22.5 - 22.7)
Assume page size = p bytes.
Process overhead = Page table overhead + Overhead due to internal fragmentation.
Page table overhead = Number of pages per process * Page table entry size
 $= \left(\frac{\text{Process Size}}{\text{Page Size}} \right) * 16 = \left(\frac{16 \text{ MB}}{p} \right) * 16$
Average overhead due to internal fragmentation
 $= \frac{p+1}{2} - 1$
So, total overhead of paging
 $= \frac{256 \text{ MB}}{p} + \frac{p+1}{2} - 1$
For minimizing overhead, differentiation with respect to 'p', then:
 $\frac{d}{dp} \left(\frac{256 \text{ MB}}{p} + \frac{p+1}{2} - 1 \right) = 0$
 $\frac{-256 \text{ MB}}{p^2} + \frac{1}{2} = 0$
 $p^2 = 2 \times 256 \text{ MB}$
 $p = \sqrt{2 \times 256 \text{ MB}}$
 $p = 256 \text{ KB}$

$2 \times 16 \times 16 \times 16 \text{ KB}$

\Rightarrow The VM c

\Rightarrow VM is

\Rightarrow The process

MM, Sh+

the page

is design

P2 and

44. TLB

Now, If VAS =

\Rightarrow N

further divided
the disad van
to access a frame
going to take a lot

Good Doubt

The size of virtual memory is limited by the size of address bus. Address bus is limited by the no. of address lines in the CPU or the size of the Memory Address Register (MAR).

Virtual address space is the memory addressed by the CPU. It is limited by the no. of "address lines" in the CPU or the size of the Memory Address Register (MAR).

The CPU generates the virtual addresses. So, address bus limits the size of VAS/LAS.

Virtual memory size is limited by the size of the swap space in the disk.


Size of Address Bus limits the LA

Your answer is Wrong.

Correct Option

43. VM INTRODUCTION

13 ↴



⇒ The VM concept is used when the process size is greater than the MM.

Avg. process size
= PIE

⇒ VM is provided by operating system but overlays is by Manual intervention

⇒ The process in the Secondary memory is divided into pages and loaded in the MM, In the MM $\langle P_i, p_j \rangle$ represent $\langle \text{process no.}, \text{page no.} \rangle$, Now to keep track of

the pages of program are loaded in which frame numbers the page table is designed, and when there is Context Switch the control switches from p_1 to

p_2 and the value in "PT Base Address" will now be 13.

44. TLB (Cache Memory for Page Tables)

Now, If $VAS = 4GB$, $ps = 4B$

⇒ No. of pages = 1 million.

Now, the size of the pagetable will contain 1 million entries and it cannot be loaded in main memory. So the page table is also


further divided into pages and this concept is called multilevel paging but the disadvantage with this method is the memory access time, in order

to access a frame in MM we have to access the series of page tables and it is going to take a lot of time. So they have discovered a memory (Not Registers & MM) called (CACHET) OR(TLB) and the page table is loaded in CACHET (Translation lookaside buffer)

based on
sections
into pages
last section
the section
into.

- ⇒ The Cache is faster than MM and cheaper than Registers.
- ⇒ The TLB is also sometimes called Associative[↑] Because, every ele of this memory is having 'TAG'.
- ⇒ Now before accessing the MM we access the TLB and compare if the required value (Key) is present in TLB or not if it is present then you can directly get the frame number, that corresponds to particular page number. Now If you find the reqd key in the TLB then it is called "TLB HIT" and if you cannot find in TLB it is called "TLB MISS".

Let us say TLB HIT = 80% TLB MISS = 20%, t = time for checking the key in TLB = 20ns.
 m = time for accessing the frame in MM.



$$\text{If TLB HIT} = p \Rightarrow \text{TLB miss} = 1-p$$

$$EAT = p(t+m) + (1-p)(t+2m)$$

$$EAT = p(t+m) + (1-p)(t+2m) \quad (\text{Single level page table})$$

$$\text{If there are } k \text{ levels then } EAT = p(t+m) + (1-p)(t+km+m)$$

45. GATE

A page takes 50

1) 54

⇒ EAT =

EAT =

46. NUM

TLBA	1
20ns	1

1) EAT =

2) EAT =

3) EAT =

$\Rightarrow \frac{x}{10}$

\Rightarrow

45. EAT 2008 QUESTION ON TLB

(8)

of this

be required
directly

Now

" and

A paging scheme uses TLB. A TLB access takes 10ns and main memory access takes 50ns. What is the EAT (in ns) if TLB hit ratio = 90% and there is no page fault.

- A) 54 B) 60 C) 65 D) 75.

$$\Rightarrow EAT = \frac{90}{100} (50 + 10) + \frac{10}{100} (10 + 50 + 50)$$

$$EAT = 65 \text{ ns}$$



EAT mined

Q 9) [Medium] Assume a computer whose processes have 1024 pages in their address spaces keeps its page tables in memory. The overhead required for reading a word from the page table is 500 nsec. To reduce this overhead, the computer has TLB memory which holds 32 (virtual page, physical page frame) pairs and can do a look up in 100 nsec.

The hit rate needed to reduce the mean overhead to 200 nsec is at least _____ (Round off upto 2 decimal places)

46. NUMERICALS ON TLB

be key in

TLBA	mA	TLB H	PT levels	EMAT
20ns	100ns	80%	1	140ns
2ns	100ns	80%	2	160ns
20ns	100ns	80%	3	180ns
20ns	100ns	90%	1	130ns
20ns	100ns	60%	1	160ns
20ns	100ns	50%	1	170ns

$$200 = \sigma(100) + (1-\sigma)(100 + 50)$$

$$\sigma = 4/5 = 0.8$$

$$\Rightarrow EAT = \frac{80}{100} (20 + 100) + \frac{20}{100} (20 + 100 + 100)$$

$$= 96 + 44 = 140 \text{ ns.}$$

$$\Rightarrow EAT = \frac{80}{100} (20 + 100) + \frac{20}{100} (20 + 2(100) + 100)$$

$$= \frac{80}{100} \times 120 + \frac{20}{100} \times (320) = 96 + 64 = 160 \text{ ns.}$$

$$\Rightarrow EMAT = 130 \text{ ns.}$$

$$\Rightarrow \frac{x}{100} (20 + 100) + \left(100 - \frac{x}{100}\right) (20 + 100 + 100) = 130 \quad p(20 + 100) + (1-p)(20 + 100 + 100) = 130$$

$$= 160 = 0.6(t+100) + (0.4)$$

$$(t + 100 + 100)$$

$$170 = 0.5(20+m) + 0.5(20 + 2 \times m)$$

$$\Rightarrow \frac{x}{100} (120) + \frac{100-x}{100} (320) = 130$$

$$= \frac{6x}{5} + \frac{(100-x)11}{5} = 130$$

$$x = 90 \text{ ns%}$$

$$p(20 + 100) + (1-p)(20 + 100 + 100) = 130$$

$$120p + 120 - 320p = 130$$

$$-100p = 130 - 120 \Rightarrow p = 90/100 = 90\%.$$

5
Solution:
Let P be the page fault rate.
E.M.A.T. = $T = \text{Page Fault Service Time} + (1 - P) \times \text{Main Memory Access Time}$
 $1.25 \leq P \times 6 + (1 - P) \times 1$
 $1.25 \leq 6P + 1 - P$
 $5P \geq 0.25$
 $P = \frac{0.25}{5} = 5\%$

47. TLB SUMMARY

TLB access time = t

Main memory access = m

TLB miss rate = $p \Rightarrow$ TLB Hitrate = $(1-p)$

$$\text{EMAT} = p(t+m+t) + (1-p)(t+m)$$

$$= p(t+2m) + (1-p)(t+m)$$


$$= pt + 2pm + t + m - pt - pm$$

$$\boxed{\text{EMAT} = t + m + p(m)} \Rightarrow \text{let } \text{EMAT} = y$$

$$t + m = \text{constant} = C$$

$$p(m) = \frac{pm}{C} \quad \begin{matrix} \downarrow \\ \times a \end{matrix} \quad \begin{matrix} \downarrow \\ \text{Represented by} \end{matrix}$$

$$\Rightarrow y = C + x(m) \Rightarrow y = mx + C$$



If no. of levels = K then

$$\text{EMAT} = p(t + km + m) + (1-p)(t + m)$$

$$= p(t + (1+k)m) + (1-p)(t + m)$$


$$= pt + (1+k)pm + t + m - pt - pm$$

$$\boxed{\text{EMAT} = t + m + p(km)} \quad p = \text{miss rate not hit rate.}$$

48. PAGE FAULT

⇒ Referring to a page that is not present in the memory is called PF.

⇒ Demand Paging = Don't load any page until it is required



Now, the CPU generates the logical address and with that address we go to corresponding entry in the pagetable now if the entries corresponding P/A bit is 0 then it says that the page that you are requesting is not loaded in the main memory. Then there will be context switch(CS) from user process to operating system, now the OS try to load the required page from the secondary storage and the context is again switched to the user process.


⇒ NO. of page references = NO. of page faults then it is called **Thrashing**.

⇒ EMAT in case of page fault is $= p * (\text{Service time} / \text{page fault time}) + (1-p)(\text{memory access time})$

$$\boxed{\text{EMAT} = p * (\text{Service time}) + (1-p)(\text{memory access time})}$$

Also called page Fault time

⇒ **Notes** (with concept of DP)



⇒ Now, initially the process is going to start without loading any page in MM. Then CPU whenever it generates 'LA' it will find out that 'pageno' is not in MM, then page should be loaded

into MM and again the same instruction will start which will generate the same logical address, the entire time (To stop the process, copy the page, again start the time is called page fault time), and again after loading again in need to refer to the page in Memory.

$$\boxed{\text{EMAT} = p * (\text{Service time} + \text{ma}) + (1-p)(\text{ma})}$$

↓
Very Negligible

EMAT = TLBHit(TLB + MM) + TLBMiss | PHR(TLB + MM + MM) + PMR(TLB + MM + PFST)

Ques: TLB Access Time = 10 ns
MMAT = 100 ns
PHR = 10 ns
TLB miss ratio = 0.05
And 20% of the references cause page fault, what is the EMAT (approx)?

Time taken by process to generate 2000000000 refs:

Submit

A. 120 micro sec

B. 100 micro sec

C. 80 micro sec

D. 60 micro sec

Explanation:
 $\text{EMAT} = (\text{TLB miss ratio} * (\text{MMAT} + \text{TLB AT})) + \text{TLB miss ratio} * (\text{page hit rate} * \text{TLB AT} + \text{MMAT} + \text{PFST})$

The answer is A. 120 micro sec

$\text{EMAT} = 0.05(100 + 10) + 0.15(99.95 * (10 + 100 + 100) + 0.02 * (10 + 100 + 2 * 10^10))$
A. 124.124 microseconds

49. GATE 2011 QUESTION ON PAGE FAULT

Let the pf service time be 10ms in a computer with average memory access time being 20ns. If one page fault is generated for every 10^6 memory access, what is the EAT for the memory?

- (A) 21ns (B) 30ns (C) 23ns (D) 35ns

$$EMAT = p * (\text{servicetime} + \text{MA}) + (1-p)(\text{MA})$$

Given

$$p = \frac{1}{10^6}, \text{ MA} = 20\text{ns}$$

$$\text{servicetime} = 10\text{ms}$$

$$= p * (\text{servicetime}) + [p * (\text{MA}) + (\text{MA}) - p * (\text{MA})]$$

$$= p * (\text{servicetime}) + (\text{MA})$$

$$= \frac{1}{10^6} * (10\text{ms}) + ((20\text{ns})) \rightarrow \text{Access time without page faults}$$

$$= 10\text{nsec} + (20\text{ns})$$

$$\boxed{EMAT = 30\text{ns}}$$

Given MA

Se

H

E

52. GATE

A demand and 300 t
The proba
dity is a
then valua

$$\Rightarrow 0.194$$

\Rightarrow Here the
Check u
then
there

\Rightarrow Servic

MA =

$$EMAT = ? \text{ ns}$$

$$3 =$$

$$\Rightarrow 1 + 100$$

$$= 200\%$$

50. GATE 98 QUESTION ON PAGE FAULT

If an instruction takes 'i' micro seconds and a page fault takes an additional 'j' usec, the effective instruction time if, on the average a page fault occurs every k instructions?

- (a) $i + (j/k)$ (b) $i + j * k$ (c) $(i+j)k$ (d) $(i+j)*k$

$$EMAT = p * (\text{servicetime}) + \text{MA}$$

$$EIT = i + \frac{1}{k}(j) = \text{Instruction access time} + p * (\text{servicetime})$$

$$\boxed{EIT = i + (j/k)} = i + p * (j)$$

$$= i + \frac{1}{k} * j = (i + j/k)$$

51. GATE 2000 QUESTION ON PAGE FAULT

Suppose the time to service a page fault is on average 10msec, while a memory access takes 1μsec. Then a 99.99% hitratio results in avg. memory access time of?

- (A) 1.9999 msec (B) 1 msec

(84)

Given MA = 4 μsec

memory access

memory access,

Service time = 10 μsec

Hit ratio = 99.99% \Rightarrow miss rate = 0.01% \Rightarrow 0.0001

$$EMAT = P * (\text{Service time}) + MA = (3 \mu\text{sec}) + (0.0001)(10 \times 10^{-3})$$

$$= 3 \mu\text{sec} + (10^{-4} \times 10^{-2}) \\ = 3 \mu\text{sec} + 1 \mu\text{sec}$$

$$\boxed{EMAT = 2 \mu\text{sec}}$$

mf = 20 ms

me = 10 ms

Q. GATE 2007 QUESTION ON PAGE FAULT AND DIRTY BIT

A demand paging system takes 100 time units to service a page fault and 300 time units to replace a dirty page. Memory access time is 1 time unit. The prob. of page fault is 'P'. In case of page fault, the prob. of page being dirty is also 'P'. It is observed that the average access time is 3 time units. Then value of 'P' is

- a) 0.194 b) 0.233 c) 0.514 d) 0.781

⇒ Here the Dirty page represent when you are accessing a particular page. Check whether it is modified/not using dirty bit. If you find it is modified then writeback the page in the process and then replace it. So when there is a dirty page the pagefault service time will increase.

⇒ Service time/page fault time (in case of no dirty pages) = 100 time units
 " " " (" " " Dirty pages) = 300 time units.

MA = 1 time unit

$$PS = (1-p)(100) + p(300)$$

$$\boxed{PS = 100 + 200p}$$

$$EMAT = 1 \text{ unit} \quad m + (p)(ps)$$

$$3 = 1 + (p)(100 + 200p)$$

$$\Rightarrow 1 + 100p + 200p^2 = 3$$

$$200p^2 + 100p - 2 = 0 \Rightarrow p = 0.0194$$

Q. 10
Suppose: TLB lookup time = 20 ns
TLB hit ratio = 80%
Memory access time = 75 ns
PST = 500.00 ns
50% of the pages are dirty
OS uses a single level page table

What is the approximated effective access time (EAT) if we assume the page fault rate is 10%? Assume the cost to update the TLB, the page table, and the frame table (if needed) is negligible.

Time taken to answer this question (00:00:00 hrs): **151.00 ns**

Solution: EAT = $(0.8 \times 20) + (0.2 \times 0.2 \times 75) + (0.2 \times 0.2 \times 500) + (0.2 \times 0.2 \times 500)$
 $= 0.8 \times 20 + 0.2 \times 0.2 \times 75 + 0.2 \times 0.2 \times 500 + 0.2 \times 0.2 \times 500$
 $= 0.8 \times 20 + 0.2 \times 0.2 \times 500 + 0.2 \times 0.2 \times 500$
 $= 151.00 ns$

Time taken to answer this question (00:00:00 hrs): **78.00 ns**

53. GATE 2003 QUESTION ON TLB AND PAGING


A processor uses 2-level paging $VA = PA = 32$ bits, byte addressable

$VA: [10 \ 10 \ 12]$ PTE = 4 bytes, TLB has hit rate of 96%, cache has hit

rate of 90%, main memory access time is 10ns, cache access time is 1ns and TLB access time is 1ns.

- a) Assuming no page faults, the average time taken to access a VA is approximately (to the nearest 0.5 ns)

- a) 1.5 ns b) 2 ns c) 3 ns d) 4 ns



$$EMAT = \text{Avg time taken to access Virtual Address} = (VA \rightarrow PA) + (\text{fetch the word from process})$$

Take the help of TLB
First check in Cache

If not present then go to MM.

$$\Rightarrow \text{Avg time} = t + \underbrace{(1-p_1)(k*m)}_{\substack{\text{conversion from} \\ (VA \rightarrow PA)}} + \underbrace{c + (1-p_2)(m)}_{\substack{\text{hit rate of} \\ \text{cache}}} + \text{fetching}$$

$$= 1 \text{ ns} + \frac{4}{100} (2 * 10) + 1 \text{ ns} + \frac{10}{100} (0)$$

$$\boxed{\text{Avg time} = 3.8 \text{ ns}}$$

- a) Suppose two cont contiguous virtual storing
d) 8KB

Now, Addr

$$\Rightarrow PTE = PTS$$

$$\boxed{PTS}$$

$$\Rightarrow 2 \text{ pages} =$$

54. GATE 2003

Consider a access to instruction ratio is is the effe

1) 645 ns

$$EMAT = CP$$

$$EMAT = (V$$

(8)


- Q) Suppose a process has only the following pages in virtual address space
 two contiguous code pages starting at virtual address 0x00000000, two
 contiguous data pages starting at VA 0x00400000 and a stack page at
 virtual address 0xFFFFFFF000. The amount of memory required for
 storing page tables of this process

(87)

- a) 8KB b) 12KB c) 16KB d) 20KB

VA is

Now, Address split




Represent page offset \Rightarrow size of page = 2^{12} B.
 $= 4KB$.

$\Rightarrow PTE \cdot PTS = \text{No of pages} * \text{size of each PTE}$

$PTS = 4MB$

particulars
 st. if not
 within MM.



$2\text{pages} = 0x00400000$
 $0x00400FFF$
 $0x00401000$
 $0x00401FFF$
 $004 = [00000000]00$

in the word
 access)
 seek in Cache
 out then go

Q4. GATE 2004 QUESTION ON TLB AND PAGE FAULT

Consider a system with 2-level paging scheme in which a regular memory access takes 10nsec and servicing a page fault takes 8ms. An average instruction takes 100 nsec of CPU time and two memory access. The TLB hit ratio is 90% and page fault rate is one in every 10,000 instructions. What is the effective average instruction execution time?

- a) 645ns b) 1050ns c) 1215ns d) 1230 ns

EAIT = Cputime + 2 * (EMAT)

EMAT = $(VA \rightarrow PA) + (\text{Access the byte from PT})$

$= t + (1-p)(2 * MAT) + m + Pf * PS$

$= 0 + (0.1)(2 * 150 \mu\text{sec}) + 150 \mu\text{sec} + (1/10000)(8m)$

$(30 + 150 + 800) \mu\text{sec} = 980 \mu\text{sec} \Rightarrow EAIT = 100 \mu\text{sec} + 2 * (980) = 2060 \mu\text{sec}$



6.10
Consider a system with 3-level paging with TLB support. TLB access time is 25 ns. Main memory access time is 50 ns. If the CPU takes 100 page references to TLB at rate 400 page references. What is the effective memory access time? (MS) (GATE 2012 General Paper)

Solution :

$$\text{TLB hit rate} = \frac{200}{400} = 0.5$$

System using 3-level paging with TLB support:

$$= 0.5 + 40 \times 25 + 400 \times 50 + 400 \times 50 = 2.5 + 1000 + 20000 + 20000 = 40022.5 \text{ ns}$$

55. GATE 2014 QUESTION ON TLB

Consider a paging TLB with a TLB. Assume that the entire page table and all the pages are in the physical memory. It takes $10\text{ }\mu\text{s}$ to access the TLB and $80\text{ }\mu\text{s}$ to search the physical memory. If the TLB hit rate ratio is $0.6 = 60\%$, the EMAT is ____?

$$\begin{aligned}\text{EMAT} &= p(t+m) + (1-p)(t+2m) \\ &= 0.6(10+80) + (0.4)(10+160) \\ &= \frac{60}{100} \times 90 + \frac{40}{100} \times 170 \\ &= 54 + 68 \\ &= 122\text{ }\mu\text{s.}\end{aligned}$$

56. INVERTED PAGE TABLE \rightarrow Good from size perspective but the approach is slow

Now, assume there are 10 processes running now the pagetables of all the process should be loaded now the main memory will be occupied by 10 pagetables which will take more space so the concept of Inverted page table has been proposed. The indexes in the Inverted page table will be frame no not the page no.

Inverted pagetable

Frame no.	Page no.
1	P1, P2
2	P1, P3
3	P1, P5
4	P2, P3
5	P2, P5
6	P2, P4
7	
8	
9	
10	

<process no., page no>

page	PT of P2
0	X
1	X
2	F4
3	F5
4	F6
5	X
6	X

page	PT of P1
0	X
1	F1
2	X
3	F2
4	X
5	F3
6	X

If PA = 32
PS = 4 KB
IPT = 4B.

{ what is the size of IPT?

$$\text{IPTS} = (\text{No. of frames}) * \text{IPT}$$

$$\begin{aligned}&= \frac{2^{32}}{2^{12}} \text{ B} * 4 \text{ B} \\ &= 2^{20} * 4 \text{ B.} \\ &\Rightarrow 4 \text{ MB.}\end{aligned}$$

57. IMPORTANCE

Equal Allocation
↳ 20 frames
3 process
 $\Rightarrow 1 \text{ process} = 10 \text{ frames}$

\Rightarrow when all the it wants to used.

58. PAGE RE

Optimal page

Least Recently time

FIFO. First


59. QUESTION Q

Demand Paging

GATE - 2014

Reference String =
Frames = 3.

57. IMPORTANCE OF FRAME ALLOCATION AND PAGE REPLACEMENT



→ when all the frames allocated to a particular process gets filled and if it wants to load another page of it then page replacement algorithms are used.

58. PAGE REPLACEMENT

Optimal page replacement: Replace the page that will not be referred for a long time (Least no of page faults) (Used as Benchmark)

Least Recently Used: Replace the page which has not been referred for a long time

FIFO, first inserted page should be replaced.

59. QUESTION ON PAGE REPLACEMENT ALGORITHMS

Demand paging is used find the No. of page faults

GATE-2014

Reference String = 4, 7, 6, 1, 7, 6, 1, 2, 7, 2

Frames = 3.

RS = 4 7 6 1 7 6 1 2 7 2 (optimal page Replacement Algo)

F=3 \Rightarrow

* 4	* 1	* 3
* 7	*	*
6	6	6

No. of page faults = 5

90

Hitrate

4	X 2
7	
6	

$$\begin{aligned} &= \text{No. of faults} \\ &= 4/13 \times 13 \\ &= 5/13 \end{aligned}$$

61. GAT


RF = 1, 2,

F=3

Optimal

RF = 1, 2,

F=3



RS = 4 7 6 1 7 6 1 2 7 2 } (LRU Algorithm)

F=3

A'	1
B'	2
C'	3

No. of page faults = 6

RS = 4 7 6 1 7 6 1 2 7 2 } (FIFO) (Maintain Queue)

F=3.

4	1
X	2
6	3

No. of page fault = 6

Queue

4	7	6	1	2
---	---	---	---	---

QUESTION ON PAGE REPLACEMENT EXAMPLE 2

Q2.

0100, 0200, 0430, 0499, 0510, 0530, 0560, 0120, 0220, 0240, 0260, 0320, 0370

100 Records per page with 1 free main memory frame.

The above no. represents the decimal no. \Rightarrow now we need to convert them into page numbers.

0100 = 01	0499 = 04	0120 = 01	0320 = 03
0200 = 02	0510 = 05	0220 = 02	0370 = 03
0430 = 04	0530 = 05	0240 = 02	
	0560 = 05	0260 = 02	

RS = 01, 02, 04, 04, 05, 05, 01, 02, 02, 02, 03, 03

F=4 \Rightarrow 1, 2, 4, 4, 5, 5, 5, 1, 2, 2, 3, 3.

\Rightarrow [] X X X X 3

\Rightarrow No. of page faults = 7 \Rightarrow No. of miss

\Rightarrow Miss Rate = 7/13 = PPF rate.

\Rightarrow No. of references made = 13. (length of RS)

64. BELA

RF : 0

F : 3

Optimal

0	2
1	
X	3

0	3
1	
2	4
X	

PPF = 6

FIFO

0	1
1	
2	2

FIFO = 6

90 Hitrate = 1 - missrate

$$= 1 - \frac{7}{13} = \frac{6}{13}.$$

No. of letters

4, 1, 1, 2, 2, 6

= 5 PF

61. GATE QUESTION ON PAGE REPLACEMENT ALGORITHM 3

RF = 1, 2, 3, 2, 4, 1, 3, 2, 4, 1

F = 3

optimal

RF = 1, 2, 3, 2, 4, 1, 3, 2, 4, 1

F = 3

1
2
3

No. of page faults = 5,

$$PFR = \frac{5}{10}$$

LRU

RF = 1, 2, 3, 2, 4, 1, 3, 2, 4, 1

F = 3

X
2
3

No. of page

faults = 9

$$PFR = \frac{9}{10}$$

FIFO

1
2
3
4

No. of page faults = 10

$$PFR = \text{missrate} = \frac{6}{10} = 60\%$$

$$\text{Hitrate} = 1 - \frac{6}{10} = \frac{4}{10} = 40\%$$

64. BELADY ANOMALY

Q330

RF: 0 1 2 3 0 1 4 0 1 2 3 4

F = 3.

at them

optimal

0
1
2
3

Page faults = 7

(6 < 7)

F = 4.

0
1
2
3

PF = 6

LRU

0
1
2
3

PF = 10

F = 4:

0
1
2
3

PF = 8

(10 > 8)

(8 < 10)

Belady anomaly.

Hence it is different

of RS

FIFO

0
1
2
3

PF = 10

0 1 2 3 0 1 4 0 1

F = 4

65. STACK ALGORITHMS

⇒ The main reason for Belady Anomaly is block property.

⇒ Optimal property is a stack algorithm.

⇒ whenever a algo is a stack algorithm it does not follow Belady Anomaly.

Optimal

If = 0	1	2	3	0	1	4	0	1	2	3	4
0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	2 0	3 3	3 3
1 1	1 1	1 1	1 1	1 1	1 1	1 1	1 1	1 1	1 1	1 1	1 1
2 2	2 2	3 2	3 2	3 2	3 2	4 2	4 2	4 2	4 2	4 2	4 2
3 3	3 3	3 3	3 3	3 3	4 3	4 3	4 3	4 3	4 3	4 3	4 3

when p=3 when p=4

pages(3) ≤ pages(4)

[pages(m) ≤ pages(m+1)] → If an algo follows this property then it is called Stack Algorithm and it does not follow Belady Anomaly

Good observation

FIFO Algorithm

FIFO

0	1	2	3	0	1	4	0	1	2	3	4
0 0	0 0	0 0	3 0	3 0	4 4	4 4	4 4	4 4	4 3	4 3	4 3
1 1	1 1	1 1	1 1	0 1	0 1	0 1	0 0	0 0	2 0	2 0	2 0
2 2	2 2	2 2	2 2	2 2	1 2	1 2	1 2	1 1	3 1	3 1	3 1
3 3	3 3	3 3	3 3	3 3	X	X	3	3	2	2	2

frame=3
frame=4

Here pages(3) > pages(4)

[pages(m) > pages(m+1)] ⇒ It is not stack algorithm and so it follows Belady Anomaly

66. Q4 QUESTION ON LRU, LFU AND FIFO

A memory page containing a heavily used variable that was initialized very early and is in constant use is removed when _____ is used.

- a) LRU
- b) FIFO ✓
- c) LFU
- d) None

Heavily used = frequently used

Very early = one of the oldest pages which is available

Constant use = Recently used page

68. GANTT CHART

A system with no page faults or some errors or faults.

D196 6

1

100

Page
occurred
because
present

69. SCAN

→ Increase

→ Increase

RS = 1 2

Optimal =

1	2	3
2	3	4
3	4	5
4	5	6

LRU

RS = 1 2

→ optimal


→ MRU

→ It is v

(92) 68. GATE 2010 QUESTION ON FIFO

A system uses FIFO policy for page replacement. It has 4 page frames with no pages loaded to begin with. The system first access 100 distinct pages in some order and then access the same in reverse order. How many page faults occur?

- a) 196 b) 192 c) 197 d) 195



(93) 69. SOME INTERESTING BEHAVIOUR OF OPTIMAL PAGE REPLACEMENT

In case of loops optimal and MRU (Most Recently used) give same

⇒ In case of loops both LRU and FIFO behaves in worst manner (more PF)

Summary

RS = 1 2 3 4 5 6 1 2 3 4 5 6 1 2 3 4 5 6

optimal = 12 PF MRU = 12 PF LRU = 24 PF FIFO = 24 PF

1	x 3
x	3 4
3	4 5
4	x 6

1	2 3
x	3 4
3	4 5
4	x 6

1	2 3 1
x	3 4 2
3	4 5 3
4	x 6 4

1	x 3
x	3 4
3	4 5
4	x 6

12PF

RS = 1 2 3 4 5 6 7 8 9 | 9 8 7 6 5 4 3 2 1

⇒ Optimal behaves as LRU / FIFO and both give same PF's


⇒ MRU uses a single page frame and it gives worst case

⇒ It is very difficult to implement optimal practically.

TO - GATE 2014 QUESTION ON LRU, MRU, LIFO, FIFO AND OPTIMAL

A computer has 20 physical page frames which contains pages numbered 101 through 120. Now a program access the pages numbered 1, 2, ..., 100 in that order and repeats the access sequence thrice. Which one of the following page replacement policies experience the same no. of page faults as optimal page replacement policy for this program?

- a) LRU
- b) FIFO
- c) LIFO
- d) MRU



a) LRU.

101	X	21	41
102	F	22	42
103	S	23	43
104			
105			
106			
107			
108			
109			
110			
111			
112			
113			
114			
115			
116			
117			
118			
119			
120			

300 misses (no hits at all)

b) Similarly 300 misses

c) Similarly also 300 misses. The actual que should be which of the following give same pattern of page faults. Then option 'd' will be the ans

Q4. Consider the two-dimensional array 'A' in C-programming language:

int A[10][10] = new int[100];


where A[0][0] = 1 at location 200 in a paged memory system of 3 page-frames with pages of size 200. A small process that manipulates the matrix resides in page 0 (locations 0 to 199). Thus, every instruction fetch will be from page 0. The absolute difference in the number of page faults that are generated by the following array-initialization loops (a and b below), using LRU replacement and assuming that one page frame always contains the process and the other two are initially empty is _____.

and -right




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D




Value: 1PF
BFS values
1000
APPLIED ROOTS

D



Value: 1PF
BFS values
1000
APPLIED ROOTS

D



11. WORKING SET ALGORITHM

(95)

liberated
100 in
the following
optimal

Initially the process requires less frames but gradually the necessity of the frames increases.

⇒ This algo has the parameter "window size (A)"

RS: 1 2 3 1 2 4 1 4 2 1 5 1 2 4 2 1

window Size A = 4.

Now working set when A=1 is {1}

A=2 is W = {1, 2}

A=3 is W = {1, 2, 3} working set size ≤ window size

A=4 is W = {1, 2, 3}

$W \subseteq A$

W = {1, 2, 3} A = [2 3 1 2]

W = {1, 2, 3, 4} A = [3 1 2 4]

W = {1, 2, 4} A = [1, 2, 4, 1]

W = {1, 2, 4} A = [2, 4, 1, 4]

W = {1, 2, 4} A = [4 1 4 2]

→ proposed to allocate frames

dynamically

→ very difficult to implement practically.

Ex:

a d e | c c d b c e c e a d

W = {a, d, e} = Initially window's Snapshot

A = 4

W = {f, a, d, e} = 4F

W = {d, e, r, c} = 3F

W = {f, d, e, c} = 3F

W = {c, b, r, d} = 3F

W = {g, b, d} = 3F

W = {f, d, b, g, e} = 4F

W = {b, f, e, c} = 3F

W = {f, e, c} = 2F


W = {f, a, e, c} = 3F

W = {f, e, r, a, d} = 4F

$$\text{Avg. Frame requirement} = \frac{4+3+3+3+4+3+2+5}{10} = 3.2$$


75. SEGMENTATION

- ⇒ When we do paging some useful instructions of the program may fall in different pages which are supposed to be together. So segmentation is used.
- ⇒ Segmentation gives the impact of division as how we assume the division should be.
- ⇒ The program is divided into no. of segments and each segment is loaded in main memory. It has Base and Limit Registers that says the starting address of a particular segment and end of a particular segment.




⇒ offset should always be less than limit

76. SEGMENTED PAGING



77. GATE 91



Now, PTS

2^8

⇒ 2

17 GATE 99 QUESTION ON SEGMENTATION PAGING

IA = 32 bits

$$\Rightarrow \boxed{\begin{array}{|c|c|c|} \hline S & N & O \\ \hline P & M & O \\ \hline F & F & F \\ \hline \end{array}} = 16 \text{ bits}$$

$\downarrow \quad \downarrow \quad \downarrow$
y x

3 bits because 8 segments are present $\Rightarrow 3 + x + y = 16$

$$\Rightarrow \boxed{x+y=13}$$

Now, PTS = No. of pages * (PTE)

$$2^x = 2^y * 2$$

$$\Rightarrow 2^x = 2^{y+1} \Rightarrow x = y + 1$$

$$\Rightarrow x + y = 13$$

$$\Rightarrow y + 1 + y = 13 \Rightarrow \boxed{y=6 \quad x=7} \quad \therefore \text{Size of page} = 2^x = 2^7 = 128B.$$

Q.14) Consider a system using a segmented paging architecture. The segment is divided into 8K pages each of size 2K words. The segment table is divided into 256 pages each of size 512 words. The page table entry size requires 64 bits. The frame number requires 22 bits to calculate logical address (LA). Note: 1 word = 1 Byte

Time taken to answer this question: 00:03:33 hrs

Help Answer Edit Question Close Comment

51 bits

Correct Option: A Attempted

Solution: (a)

Explanation:

Segment Address = Segment No(S) + Word No(D)

Since Segment is divided into 8K pages of 2K words each. It means Paging is done over D part of address. Now D Part will be broken into P(D) Format.

Where,

P is Page No

D' - Word No

So $D = P + D' = \log(8K) + \log(2K) = 18 + 11 = 29$

Now Segment table is also divided. It means Paging is done on S part of Logical address.

$S = \log(256K) + \log(512) = 18 + 9 = 27$

So, Logical Address = S + D + 24 = 51 Bits

41 bits

33 bits

	2021 Set-1	2021 Set-2	2020	2019	2018	2017 Set-1	2017 Set-2	2016 Set-1	2016 Set-2	2015 Set-1
Process Management (Scheduling, Scheduling Algorithm, Fork, Interrupts, Threads, System Calls)	2	3	3	3	1	2	3	1	2	2
Concurrency and Synchronization (Synchronization Mechanism Requirements, S/W, H/W and O.S based Solutions, Concurrency Mechanism)	2		2	3	2	2		2	4	1
Deadlock (Prevention, Avoidance, Detection & Recovery, Resource Allocation & Current System State)		2			3		2			
Memory Management (Partitioning, Paging, Demand Paging, Segmentation, Page Replacement)	1	2	3	2	1	2		4	1	3
File Systems (Disks, File Allocation Methods, Disk Scheduling)	1		2	2	2		1	2		4
Total Marks Per Year	6	7	10	10	9	6	6	9	7	10

https://docs.google.com/spreadsheets/u/0/d/1AW_smDEdG4sN4srR17igmtsQ6SG0WYMMvEXr7gGMorFQ/htmlview#

Refer
this for detailed
Analysis

OS Topics	OS Subtopic	Toughness	2021 Set-1	2021 Set-2	2020	2019	2018	2017 Set-1	2017 Set-2	2016 Set-1	2016 Set-2	2015 Set-1	2015 Set-2	2015 Set-3	2014 Set-1	2014 Set-2	2014 Set-3	2013	2012
Process Management	Process Scheduling & Scheduling algorithms	Easy	1	1	3	2		1	2	1	2	2		3	2	2	2	1	2
	Fork	Medium				1													
	System Calls (Newly added)	Easy	1			1													
	Interrupts	Tricky					1												
Concurrency and Synchronization	Threads	Easy			2			1	1						1				
	Synchronization Mechanism Requirements (ME, Progress, Bounded Waiting)	Tricky				2					2	2	1						
	Software based solution (Lock variable, Strict Alternation, Peterson's Solution, etc)	Tricky																	
	Hardware based solution (Disable Interrupts, TSL, Swap, etc)	Tricky							2										2
	OS based solution (Semaphores, Sleep & Wakeup, etc)	Tricky		2				2				2					2		4
	Concurrency Mechanism - Precedence Graph (Parbegin, Parend, Fork - join), Concurrent Execution	Medium					3							1					
Deadlock	Deadlock Prevention	Easy												2					
	Deadlock Avoidance (Banker's Algorithm)	Easy					2								2				
	Deadlock Detection & Recovery (Resource Allocation Graph)	Easy																	
	Resource Allocation & Current System State	Easy		2			1		2					1			2	1	
Memory Management	Partitioning (Fixed & Variable)	Easy			1									2					
	Paging (Single Level, Multi-level Paging)	Easy	1	2		2				2		1	2				2	2	
	Demand Paging (Page fault)	Easy			2	1													
	Segmentation	Easy						2		2	1	2			2	2	1		2
File Systems	Page Replacement	Easy					2		2		1	2			2	2	1		2
	Disks	Easy					2				2	2			2	1		2	2
	File Allocation Methods	Easy	1			2			1								1		
	Disk Scheduling	Easy			2					2		2			1			7	10
Total Marks Per Year			6	7	10	10	9	6	6	9	7	10	7	6	8	7	7	10	9