Andrew Cheung

503-560-9519 | acheung8@cs.washington.edu | linkedin.com/in/acheung88 | ninehusky.github.io

EDUCATION

University of Washington

Seattle, WA

B.S. in Computer Science (GPA: 3.84)

Aug. 2018 - Dec. 2022

M.S. in Computer Science (GPA: 3.90)

Jan. 2023 - Expected Dec. 2024

EXPERIENCE

UW Programming Languages & Software Engineering Lab (link)

Dec. 2021 – Present

Research Assistant

Seattle, WA

- Develop and extend programming languages to address challenges in the hardware and architecture domain
- Collaborate with graduate students, and faculty to author/submit papers to conferences and journals
- Played a vital role in projects such as Lakeroad and 3LA; see "Projects" section for detailed contributions
- Advised by Zach Tatlock (<u>link</u>) and Gus Smith (<u>link</u>)

Paul G. Allen School of Computer Science & Engineering

Sep. 2019 – Present

CSE 12X Intro TA Coordinator

Seattle, WA

- Oversee team of 100+ TAs across 4 introductory CS courses, ensuring smooth operation of the TA program
- Hire and interview 50 TAs each quarter, ensuring the selection of highly qualified and passionate individuals
- Lead weekly training of new TAs each quarter, providing necessary skills, resources, and guidance
- Maintain strong feedback loop with course faculty to align instructional strategies with TA support
- Promoted from position of Lead Teaching Assistant (Sep. 2019 Jun. 2023)

Intel Labs

Jul. 2023 – Dec. 2023

Formal Verification Research Intern

Hillsboro, OR

- Develop hardware abstractions for incorporation with symbolic evaluators to rigorously verify implementations
- Encode correctness proof for data movement between Number Theoretic Transform (NTT) components
- Enhance efficiency and modularity by refactoring existing proofs to include abstract modules
- Collaborate closely with engineering teams to identify and rectify discrepancies between RTL/proof codebase

Amazon

Jun. 2022 – Sep. 2022Bellevue, WA + Remote

 $Software\ Development\ Engineer\ Intern$

- Spearheaded development of a skill tree training service tailored for Amazon associates in fulfillment centers
- Designed project infrastructure capable of accommodating over 300,000 users with minimal operational costs
- Implemented full-stack web application using TypeScript, AWS, DynamoDB, and React

Projects

Lakeroad | Team Member

Jan. 2022 – Present

- Extend Lakeroad-specific DSL to include solver constraints, significantly improving the synthesis runtime
- Develop robust evaluation framework to rigorously evaluate inference subroutines across mainstream tools
- Assist in drafting and editing a conference paper under submission; see Publications section for details

3LA | Team Member

Jan. 2021 – Sep. 2022

- Use Z3 to verify that intermediate transformations offloading operations to accelerators preserve correctness
- Extend capability of Glenside, an IR used in 3LA, to support additional operations and machine learning kernels

Publications and Posters

- Generate Compilers from Hardware Models!. Gus Henry Smith, Ben Kushigian, Vishal Canumalla, Andrew Cheung, René Just, Zachary Tatlock. PLARCH 2023. (link)
- Surveying FPGA Technology Mapping Completeness. Andrew Cheung. ICFP 2023 Student Research Competition (1st place in graduate category). (link).
- FPGA Technology Mapping Using Sketch-Guided Program Synthesis. Gus Henry Smith, Ben Kushigian, Vishal Canumalla, Andrew Cheung, Steven Lyubomirsky, Sorawee Porncharoenwase, René Just, Zachary Tatlock. (under submission to ASPLOS 2024).
- Application-Level Validation of Accelerator Designs Using a Formal Software/Hardware Interface. Bo-Yuan Huang, Steven Lyubomirsky, Yi Li, Mike He, Gus Henry Smith, Thierry Tambe, Akash Gaonkar, Vishal Canumalla, Andrew Cheung, Gu-Yeon Wei, Aarti Gupta, Zachary Tatlock, Sharad Malik. (under submission to TODAES). (link).