Notes: Unless Otherwise Stated

Scheme Spec:

FLASH: MLC, 3.3V DRAM: DDR3 1.5V

Key: NEXT, PREV, Vol +, Vol -, UP, DOWN, ENTER, UBOOT

Power: DCIN, 5V, 2A; BAT, 3.7V, 3600mAH

USBO: OTG
USB1: HOST
USB2: WIFI
WIFI: SDIO WIFI
Card: TFcard

Other: GPS, Headphone, MIC, G-Sensor, camera

Power Supply:

电源名称	输出电压	最大供电能力	预计谁在用
AXP209 DCDC2	1.25V	1600mA	CPU
AXP209 DCDC3	1.2V	1200mA	CORE
AXP209 LDO1	1.3V	30mA	RTC
AXP209 LDO2	3V	200mA	AVCC
AXP209 LDO3	2.8V	400mA	CSI0-IO
AXP209 LD04	3.3V	200mA	CSI1-IO
SY8008B DCDC	1.8V	1000mA	CSI-CORE
SY8008B DCDC	1.5V/1.8V	1000mA	DRAM
SY8008B DCDC	3.3V	1000mA	VCC/LCD/NAND//WIFI
SY7208	5V	2000mA	HDMI/USB
AP1231B28ZRM	2.8V	300mA	CSI0-AF-VCC
AP1231B12ZRM	1.2V	300mA	WIFI
RT9193-33PB	3.3V	300mA	GPS

Schematics Index:

P01: COVER P02: BLOCK

P03: PIO ASSIGNMENT

P04: POWER TREE

P05: CPU1 P06: CPU2 P07: POWER1 P08: POWER2 P09: BESIDE CPU

P10: HDMI-CSI

P11: HP-KEY-MIC-IR-TVOUT-MT

P12: USB-CARD-DEBUG-GS

P13: LCD P14: DDR3 P15: NAND P16: WIFI-BT P17: GPS


Rev Description Checked Approved Date Drawn PAD_MAINCHIP_STD_V1.15 更改了电源电路 2011-07-12 Leo PAD_MAINCHIP_STD_V1.15 更改了电源滤波电容(PMU) 2011-07-18 Leo 详见CHANGE LIST PAD_MAINCHIP_STD_V1.21 2011-09-09

MAINCHIP_PAD_DDR3

Notes: Unless Otherwise Stated

A3 <V1


Friday, September 09, 2011 Sheet 1 of 17




PIO ASSIGNMENT


Pir	Pin Name	Define	Function		Pin Group	Pin Name	Define	Function		Pin Group	Pin Name	Define	Function		Pin Group	Pin Name	Define	Function		Pin Group	Pin Name	Define	Function	
	PA0	ERXD3		1		PC0	NWE#		1		PD18	LCD0_D18				PH0	EINTO	GS-INT1			PI15	GPIO_OUT	GPS-RX-EN	
	PA1	ERXD2				PC1	NALE	1			PD19	LCD0_D19				PH1	GPIO_IN	SD0-DET#	TP		PI16	UART2_RTS	BT-UART-RTS	
	PA2	ERXD1				PC2	NCLE				PD20	LCD0_D20				PH2	GPIO_IN	BT-HOST-WAKE			PI17	UART2_CTS	BT-UART-CTS	
	PA3	ERXD0				PC3	NCE1				PD21	LCD0_D21				PH3	GPIO_OUT	USB2-DRV		PI(22)	PI18	UART2_TX	BT-UART-TX	
1	PA4	ETXD3	1		Ī	PC4	NCE0	Ī		PD(28)	PD22	LCD0_D22	LCD			PH4	GPIO_IN	USB0-IDDET			PI19	UART2_RX	BT-UART-RX	
1	PA5	ETXD2			Ī	PC5	NRE#				PD23	LCD0_D23				PH5	GPIO_IN	USB0-VBUSDET			PI20	GPIO_OUT	BT-WAKE	
1	PA6	ETXD1				PC6	NRB0				PD24	LCD0_CLK				PH6	GPIO_OUT	USB1-DRV			PI21	GPIO_OUT	BT-GPIO1	
PA(1	PA7	ETXD0	EMAC			PC7	NRB1				PD25	LCD0_DE				PH7	GPIO_OUT	LCD-BL-EN						
	PA8	ERXCK				PC8	NDQ0				PD26	LCD0_HSYNC				PH8	GPIO_OUT	LCD-PWR						
1	PA9	ERXERR				PC9	NDQ1				PD27	LCD0_VSYNC				PH9	GPIO_OUT	WIFI-SHDN#						
1	PA10	ERXDV				PC10	NDQ2				PE0	CSIO_PCLK				PH10	GPIO_OUT	WIFI-HOST WAKEUP						
1	PA11	EMDC				PC11	NDQ3				PE1	CSIO_MCLK				PH11	GPIO_OUT	WIFI-VDD-EN						
1	PA12	EMDIO				PC12	NDQ4				PE2	CSIO_HSYNC			PH(28)	PH12	GPIO_OUT	WIFI-VCC-EN						
1	PA13	ETXEN			PC(25)	PC13	NDQ5	NAND			PE3	CSIO_VSYNC				PH13	GPIO_OUT	CSIO-RESET#						
1	PA14	ETXCK					PC14	NDQ6				PE4	CSIO_DO				PH14	GPIO_OUT	CSI1-RESET#					
1	PA15	ECRS					PC15	NDQ7			PE(12)	PE5	CSIO_D1	CSI0			PH15 G	GPIO_OUT	PA-SHDN#					
1	PA16	ECOL				PC16	NWP				PE6	CSI0_D2				PH16	GPIO_OUT	CSI0-1V8-EN						
	PA17	GPIO_OUT	E-RST			PC17 NCE2				PE7	CSIO_D3				PH17	GPIO_OUT	CSI1-1V8-EN							
1	PB0	TWIO_SCK				PC18	NCE3	GPS- MOSI			PE8	CSIO_D4				PH18	EINT18	CSI0-STBY-EN	- -					
1	PB1	TWIO_SDA	PMU			PC19	SPI2_CS				PE9	CSIO_D5				PH19	EINT19	CSI1-STBY-EN						
1	PB2	PWM0	PWM			PC20	SPI2_SCLK				PE10	CSIO_D6				PH20	EINT20	CP-INT						
1	PB3	GPIO_OUT	MT-C			PC21	SPI2_MOSI				PE11	CSIO_D7				PH21	EINT21	TP-INT						
1	PB4	IRO_RX	IR			PC22 GPIO_OUT GP- VC	GPS- VCC-EN	<u>.</u>		PF0	SDC0_D1				PH22	SDC1_CMD								
1	PB5	GPIO_OUT	BT-RST			PC23	NC				PF1	SDC0_D0				PH23	SDC1_CLK	CP-RST						
1	PB6	I2S_BCLK	BT-PCM -CLK BT-PCM			PC24	NDQS				PF2	SDC0_CLK				PH24	SDC1_D0	WIFI-RST						
1	PB7	I2S_LRCK	-SYNC			PD0	LCD0_D0			PF(6)	PF3	SDC0_CMD	SDC0			PH25	SDC1_D1	ana1						
1	PB8	I2S_DO0	BT-PCM -OUT			PD1	LCD0_D1				PF4	SDC0_D3				PH26	SDC1_D2	SDC1						
1	PB9	GPIO_OUT	USB0-DRV			PD2	LCD0_D2				PF5	SDC0_D2				PH27	SDC1_D3							
1	PB10	GPIO_OUT	LCD0-SCK			PD3	LCD0_D3				PG0	CSI1_PCLK				PIO	GPS_CLK							
PB(2		GPIO_OUT	LCD0-SDA			PD4	LCD0_D4				PG1	CSI1_MLCK				PI1	GPS_SIGN	GPS						
1	PB12	I2S_DI	BT-PCM-II			PD5	LCD0_D5	-			PG2	CSI1_HSYNC				PI2	GPS_MAG							
1	PB13	GPIO_OUT	TP-WAKEUE			PD6 L	LCD0_D6	-			PG3	CSI1_VSYNC				PI3	PWM1							
	PB14	JTAG_MS0	-		PD(28)	PD7	LCD0_D7	LCD			PG4	CSI1_D0				PI4	SDC3_CMD							
1	PB15	JTAG_CK0	JTAG		PD(28)	PD8	LCD0_D8	LCD		PG(12)	PG5	CSI1_D1	CSI1		PI(22)	PI5	SDC3_CLK							
1	PB16	JTAG_DO0	-			PD9			PG(12)	PG6	CSI1_D2	COII		FI(ZZ)	PI6	SDC3_D0	WIFI							
1	PB17	JTAG_DI0				PD10 LCD0_D10	1			PG7	CSI1_D3				PI7	SDC3_D1								
1	PB18	TWI1_SCK	TWI1			PD11	LCD0_D11	-			rg,	CD11_D3				PI8	SDC3_D2							
1	PB19	TWI1_SDA				PD12	LCD0_D12				PG8	CSI1_D4				PI9	SDC3_D3							
1	PB20	TWI2_SCK	TWI2			PD13	LCD0_D13	1			PG9	CSI1_D5				PI10	SPIO_CSO	GS-INT2						
	PB21	TWI2_SDA				PD14	LCD0_D14	-			1.39	0011_03				PI11	SPIO_CLK	CSIO-AF-EN						
1	PB22	UARTO_TX	UART			PD15	LCD0_D15	-			PG10	CSI1_D6				PI12	SPIO_MOSI	TV-EN						
	PB23	UARTO RX	(DBUG)			PD16	LCD0_D16	-			PG11	CSI1_D7				PI13	SPIO_MISO GPIO_OUT	GY-INT						
\vdash						PD17	LCD0_D17				-					PI14	GP10_001	GPS-OSC-EN						

		MAINCHIF	P_PAD_	_DD	R3		
Title	PIO	ASSIGNMENT					
Size A3	Docume	ent Number <v1.0></v1.0>					Rev
Date:	Wedne	sday, August 31, 2011	Sheet	3	of	17	
			- 1				







CPU₂ 虚线框内的电路部分,是当没有SATA功能的时的连接方式。 PA剩余口全部过孔接地, 用于散热 SDC0 D1/JTAG MS1/PF0 TVIN0 3G ON/OFF DRAM-VCC SD0-D0 SD0-CLK ERYD3/SPH CSO/PAO SDC0_D0/JTAG_DI1/PF1 T\/INI1 3G PWR ERXD2/SPI1_CLK/PA1 ERXD1/SPI1_MOS/PA2 SDC0_D0/JTAG_D11/PF1 SDC0_CLK/UART0_TX/PF2 SDC0_CMD/JTAG_D01/PF3 LRADC0 AB23 AB15 AC15 AB14 AC14 AB13 AC13 RESET_3G D6 E6 D7 110 Y17 TVIN2 W18 TVIN3 SD0-CMD SD0-D3 LRADC1 LRADC1 R0402 0R 3G WALKUPOUT SDC0_D3/UART0_RX/PF4 SDC0_D2/JTAG_CK1/PF5 GND33_TVOUT GND33_TVIN FRXDO/SPI1 MISO/PA3 LCD0_D0/LVDS0_VP0/PD0 3G WALKUPIN SD0-D2 ETXD3/SPI1_WISO/FA LCD0_D0/LVDS0_VP0/PD0 LCD0_D1/LVDS0_VN0/PD1 R117 ETXD2/SPI3 CS0/PA5 VDD25_TVIN LCD0_D2/LVDS0_VP1/PD2 ETXD1/SPI3_CLK/PA6 SDC3_CMD/PI4 LCD0_D2/LVDS0_VN1/PD3 ETXDO/SPI3_MOSI/PA7 ERXCK/SPI3_MISO/PA8 ERXERR/SPI3_CS1/PA9 ERXDV/UART1_TX/PA10 SDC3_CLK/PI5 SDC3_D0/PI6 SDC3_D1/PI7 VRP_TVIN VRN_TVIN TVOUT0 LCD0_D4/LVDS0_VP2/PD4 LCD0_D5/LVDS0_VN2/PD5 LCD0_D6/LVDS0_VPC/PD6 AC16 AB16 AC17 SD3-D1 TVOUTO TVOUT1 SDC3 D2/PIR TVOLIT1 LCD0_D7/LVDS0_VNC/PD7 B16 SD3-D3 D0-D8 EMDC/UART1_RX/PA11 SDC3 D3/PI9 TVOUT2 LCD0_D8/LVDS0_VP3/PD8 AB17 W15 EMDIO/UART6 TX/UART1 RTS/PA12 TVOUT3 LCD0_D9/LVDS0_VN3/PD9 TVDACVCC | ETXEN/UART6_RX/UART1_CTS/PA13 ETXCK/UART7_TX/UART1_DTR/PA14 FINIT28/SDI1 CS0/LIADT2 DTS/DI16 VCC33 TVOUT LCD0_D10/LVDS1_VP0/PD10 W16 EINT29/SPI1_CLK/UART2_CTS/PI17 VCC33_TVIN LCD0_D11/LVDS1_VN0/PD11 T20 X T21 X U21 X U20 FCRS/UART7_RX/UART1_DSR/PA15 FINT30/SDI1 MOSI/HAPT2 TY/PH8 LCD0_D12/LVDS1_VP1/PD12 ECOL/CAN_TX/UART1_DCD/PA16 ETXERR/CAN_RX/UART1_RING/PA17 BT-RXD TXP_SATA TXM_SATA RXP_SATA LCD0_D13/LVDS1_VP1/PD13 LCD0_D13/LVDS1_VN1/PD13 LCD0_D14/LVDS1_VP2/PD14 EINT31/SPI1 MISO/UART2 RX/PI19 DRAM-VCC LCD0_D15/LVDS1_VN2/PD15 RXM_SATA LCD0_D16/LVDS1_VPC/PD16 PMU-SCK PMU-SDA TWIN SCK/PBN I2S MCLK/AC97 MCLK/PR5 XR19 REXT_SATA XP19 CLKP_SATA CLKM_SATA LCD0_D17/LVDS1_VNC/PD17 R0402 TWI0_SCK/PB0 TWI0_SDA/PB1 TWI1_SCK/PB18 TWI1_SDA/PB19 TWI2_SCK/PB20 RT-PCM-CLK I2S_BCLK/AC97_BCLK/PB6 LCD0_D18/LVDS1_VP3/PD18 0R R116 9,10,12 9,10,12 TWI1-SCK TWI1-SDA LCD0_D19/LVDS1_VN3/PD19 12S LRCK/AC97 SYNC/PR7 BT-PCM-OUT VDD25_0_SATA VDD25_1_SATA VDD12_0_SATA LCD0_D20/CSI1_MCLK/PD20 LCD0_D21/SMC_VPPEN/PD21 LCD0_D22/SMC_VPPPP/PD22 I2S DO0/AC97 DO/PB N16 M15 TWI2-SCK I2S_DO1/PB9 TWI2_SDA/PB21 LCD-I2C I2S_DO3/PB11 VDD12_1_SATA LCD0_D23/SMC_DET/PD23 LCD0_CLK/SMC_VCCEN/PD24 M14 Y9 AA9 AB9 SPI0_CS0/UART5_TX/EINT22/PI10 I2S_DVAC97_DVSPDIF_DVPB12 SPI2_CS1/SPDIF_DO/PB13 CD0-CLK GND0 SATA SPIO_CLK/UART5_RX/EINT23/PI11 SPIO_MOSI/UART6_TX/EINT24/PI12 ->> TD-MAKELID GND1 SATA LCD0_DE/SMC_RST/PD25 N14 LCD0_HSYNC/SMC_SLK/PD26 GND2_SATA AUDIO CODEC AC9 MIC1OUTN SPI0 MISO/UART6 RX/FINT25/PI13 LCD0_VSYNC/SMC_SDA/PD27 V23 V22















Vout = 0.6*(1+R1/R2)








Vout = 0.6*(1+R1/R2) 实际输出控制在5.2V



























NAND Flash

TSOP-48 Nand









- (1)接1片单片选Nand时,NSR2、NSR1断开 (2)接1片双片选Nand时,连接NSR2,断开NSR1 (3)接1片四片选Nand时,连接NSR1,断开NSR2 (4)接2片单片选或接2片双片选Nand时,连接NSR1,断开NSR2 (5)接Intel、Toshiba、Samsung 2xnm TSOP Nand时,NSR4连接,NSR5断开;其它的NSR4断开,NSR5连接

		MAINCHIP_PAD_DDR3													
Γitle	NAND	Flash													
Size A3	Documer	nt Number	<v1.0></v1.0>				Rev								
Date:	Wednes	day, August 31, 2011	Sheet	15	of	17	1								

