LPC55S6x Errata sheet LPC55S6x Rev. 1.1 — 25 February 2019

Errata sheet

Document information

Info	Content
Keywords	LPC55S69JBD100, LPC55S69JEV98, LPC55S66JBD100, LPC55S66JEV98
Abstract	LPC55S6x errata



LPC55S6x

Errata sheet LPC55S6x

Revision history

Rev	Date	Description
1.1	20190221	Updated device markings
1.0	20181204	Initial version

Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

1. Product identification

The LPC55S6x VFBGA98 package has the following top-side marking:

First line: LPC55S6xSecond line: JEV98Third line: xxxxxxxxFourth line: xxxyywwx1

- yyww: Date code with yy = year and ww = week.

The LPC55S6x HLQFP100 package has the following top-side marking:

• First line: LPC55S6xJBD100

Second line: xxxxxxxxThird line: xxxxxyywwx1

- yyww: Date code with yy = year and ww = week.

2. Errata overview

Table 1. Functional problems table

Functional problems	Short description	Revision identifier	Detailed description
ROM.1	For PRINCE encrypted region, partial erase cannot be performed	0A	Section 3.1
ROM.2	For PUF based key provisioning, a reset must be performed	0A	Section 3.2
ROM.3	Unprotected sub regions in PRINCE defined regions cannot be used	0A	Section 3.3
ROM.4	Last page of image is erased when simultaneously programming the signed image and CFPA region.	0A	Section 3.4
VDD.1	The minimum operating voltage is 1.85 V	0A	Section 3.5
CMP.1	The hysteresis on the comparator cannot be enabled	0A	Section 3.6

Table 2. AC/DC deviations table

AC/DC deviations	Short description	Revision identifier	Detailed description
n/a	n/a	n/a	n/a

Table 3. Errata notes

Note			Detailed description
n/a	n/a	n/a	n/a

3. Functional problems detail

3.1 ROM.1: For PRINCE encrypted region, partial erase cannot be performed

Introduction

The LPC55S6x devices supports real-time encryption and decryption for on-chip flash using the PRINCE encryption algorithm. The PRINCE module supports three flash memory regions for real-time encryption and decryption, referred to as crypto regions. Each crypto region resides at a 256 kB address boundary within the flash. Each crypto region is divided into 8 kB sub-regions which can be individually enabled.

Problem

For the LPC55S6x, when an erase operation is performed with size less then 8 kB for PRINCE encrypted region, a return error is returned and subsequent ISP commands does not respond.

Work-around

When region is marked as PRINCE encrypted region, user must perform full erase of the PRINCE encrypted region. This will be fixed on the next silicon revision 1A.

3.2 ROM.2: For PUF based key provisioning, a reset must be performed

Introduction

On the LPC55S6x, the Key Management module supports storing three 128-bit PRINCE Keys (KEY1, KEY2, KEY3) used for decryption process.

Problem

After PUF based key provisioning, the PRINCE module cannot perform decryption process without performing a reset.

Work-around

The user must perform reset via the external reset pin or power cycle the device for successful decryption process when using PUF key. This will be fixed on the next silicon revision 1A.

3.3 ROM.3: Unprotected sub regions in PRINCE defined regions cannot be used

Introduction

The LPC55S6x devices supports real-time encryption and decryption for on-chip flash using the PRINCE encryption algorithm. The PRINCE module supports three flash memory regions for real-time encryption and decryption, referred to as crypto regions. Each crypto region resides at a 256 kB address boundary within the flash. Each crypto region is divided into 8 kB sub-regions which can be individually enabled.

Problem

Unprotected (non PRINCE encrypted) sub flash in PRINCE defined regions cannot be written after erase operation. Any non PRINCE encrypted sub regions in the PRINCE defined regions can not be used.

Work-around

There is no work-around. This will be fixed on the next silicon revision 1A

3.4 ROM.4: Last page of image is erased when simultaneously programming the signed image and CFPA region

Introduction

On the LPC55S6x, the protected flash region (PFR) supports a Customer Field Programmable Area (CFPA) which can be used for Monotonic counters, Key revocation, and PRINCE IV codes. Also, the ROM supports secure boot using signed image.

Problem

The last page of the image will be erased when simultaneously programming the signed image and the CFPA via the Secure Binary (SB2 file) image format.

Work-around

The signed image and the CFPA needs to be programmed one a time to prevent erase of the last page of the image. This will be fixed on the next silicon revision 1A.

3.5 VDD.1: The minimum operating voltage is 1.85 V

Introduction

The LPC55S6x operating voltage range specification is from 1.80 V to 3.6 V.

Problem

On the LPC55S6x rev 0A, the minimum operating range is 1.85 V.

Work-around

There is no work-around. This will be fixed on the next silicon revision 1A.

3.6 CMP.1: The hysteresis on the comparator cannot be enabled

Introduction

On the LPC55S6x, Analog comparator control register (COMP) provides an option to enable and disable the hysteresis.

Problem

On the LPC55S6x, the hysteresis on the comparator cannot be enabled.

Work-around

There is no work-around. This will be fixed on the next silicon revision 1A.

LPC55S6x

Errata sheet LPC55S6x

4. AC/DC deviations detail

No known errata.

Errata notes 5.

No known errata.

6. Legal information

6.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

6.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

6.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

7. Contents

1	Product identification
2	Errata overview 4
3	Functional problems detail 5
3.1	ROM.1: For PRINCE encrypted region, partial erase cannot be performed5
3.2	ROM.2: For PUF based key provisioning, a reset must be performed
3.3	ROM.3: Unprotected sub regions in PRINCE defined regions cannot be used 6
3.4	ROM.4: Last page of image is erased when simultaneously programming the signed image and CFPA region
3.5	VDD.1: The minimum operating voltage is 1.85 V
3.6	CMP.1: The hysteresis on the comparator cannot be enabled
4	AC/DC deviations detail 8
5	Errata notes 8
6	Legal information 9
6.1 6.2 6.3	Definitions
7	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.