

ENGR-UH 3511 Computer Organization and Architecture

Name: Nishant Aswani

Net ID: nsa325

Assignment Title: Lab 3

Microprocessor Design and Verilog HDL: Part 1

Nishant Aswani, nsa325@nyu.edu

Computer Organization and Architecture (ENGR-UH 3511), Instructor Cristoforos Vasilatos

1 Introduction

The MIPS architecture falls under the reduced instruction set computer (RISC) family of instruction set architectures (ISAs). MIPS is a 32-bit architecture, employing 32 registers, each 32 bits wide. Verilog is a hardware description language, used to model hardware systems. Unlike C/C++, Verilog operates on modules and processes, the latter of which run in parallel, instead sequentially.

The following lab uses Verilog to begin an implementation of a 32-bit MIPS CPU. The modules implemented include a program counter, instruction memory, register file, ALU, and data memory.

2 Methodology

Icarus Verilog was used as a compiler to produce the object files for all verilog modules. The object file was then simulated using the vvp command from Icarus Verilog. The final output was viewed in GTKwave.

A make file was written to compile all .v files in the testbench folder. The makefile then runs vvp and gtkwave.

3 Results

3.1 Program Counter

Below is the implementation of the program counter, with the test bench on the left. As seen in the always@ block, the logic simply adds 4 to the value of the input address to give the next instruction address. Hence, there is a clock input, an input address, and an output address.

```
₩
              module program counter tb;
                                                                                                                              // Name: Nishant Aswani
// Instructor: Cristoforos Vasilatos
                reg clk = 0;
wire rst = 0;
reg [31:0] nextAddress;
wire [31:0] currentAddress;
                                                                                                                                 Course: Computer Organization and Architecture (ENGR-UH 3511) Fall 2019
P
                                                                                                                               define PROGRAM COUNTER V
Ŵ
                   .clk(clk),
.rst(rst),
.nextAddress(nextAddress),
                                                                                                                              module program_counter (clk, rst, nextAddress, currentAddress);
Ė
                    .currentAddress(currentAddress)
兼
                                                                                                                                 input wire [31:0] nextAddress;
P,
                                                                                                                                 output reg [31:0] currentAddress;
                always begin
#1 clk = ~clk;
Σ<del>‡</del>ζ
                initial begin
    $dumpfile("program-counter.vcd");
    $dumpvars(0, program_counter_tb);
                                                                                                                                   currentAddress <= nextAddress + 4:
Q
>_
                                                                                                                               endif
                   nextAddress <= 32'b00000000_11111001_11001010_11101110;
                   nextAddress <= 32'b11111111_11111001_11001010_11101110;
                   nextAddress <= 32'b00000000_11111001_11001010_00000000;
                  // expected output: 0x80898A72
nextAddress <= 32'bl0000000 10001001 10001010 01101110;
              endmodule
  + × code/tests/program-counter-tb.v ① 0 ▲ 0 ② 0 8:1
                                                                                                                                                                    • LF UTF-8 Verilog | master | Fetch | GitHub | Git (9) | 1 update
```

Figure 1: Verilog implementation of program counter with its testbench

The test bench simply defines a clock that alternates every unit of time. Next, it sends four different address, each time expecting an output that is 4 greater than the input.

The variable nextAddress refers to the input address, while the variable currentAddress refers to the output. As seen below, an input value, 0x00F9CAEE, is fed using "nextAddress". Adding four to the input value results in 0x00F9CAF2, which is displayed by the "currentAddress" module. Similarly, the program counter outputs input+4 at the positive edge of the upcoming clock cycle for each of the inputs.



Figure 2: Waveform for program counter

3.2 Instruction Memory

To simulate memory, we use an array of 32 bit registers and instantiate a few of them with dummy instructions for demonstration purposes. Otherwise, the module simply takes in an address value, which is fed into the array as an index. It then retrieves the stored instruction.

The testbench asks for the instructions in registers 1, 2, 3, and 0 respectively. For example, registers 2 and 3 store hex values 0x8BADF00D and 0xDEADBABE, which can be seen in the middle in the gtkwave screenshow below. Since the instruction memory is not driven by the positive edge of the clock in this implementation, it is able to retrieve the instruction without a clock cycle delay.

```
// File: instruction-memory.v
// Name: Nishant Aswami
// Instructor: Cristoforos Vasilatos
       module instruction_memory_tb;
         reg [31:0] sendAddress; // address for instruction wire [31:0] instruction; // instruction at address
                                                                                                             // Due: Sep 18 2019
                                                                                                              `ifndef INSTRUCTION_MEMORY_V
`define INSTRUCTION_MEMORY_V
            .readAddress(sendAddress),
.instruction(instruction)
                                                                                                             module instruction_memory (readAddress, instruction);
         initial begin
    $dumpfile("instruction-memory.vcd");
$dumpvars(0, instruction_memory_tb);
                                                                                                                input wire [31:0] readAddress; // address for instruction
                                                                                                               output wire [31:0] instruction; // instruction at address
                                                                                                               reg [31:0] mem[31:0]; //32 by 32 bit instruction memory
           // send address 1
// expected instruction ADDI $t2 $t1 0x0001
                                                                                                                 sendAddress <= 32'b00000000 00000000 00000000 00000001;
                                                                                                                 mem[3] <= 32'b110111 10101 01101 1011101010111110;
                                                                                                                                                                                //LD $t5 0xBABE $s5
            // expected instruction LWL $t5 0xF00D $sp
            sendAddress <= 32'b00000000_0000000_00000000_00000010;
                                                                                                               //assign relevant instruction given the register m
assign instruction = mem[readAddress[3:0]][31:0];
            // expected address LD $t5 0xBABE $s5
            sendAddress <= 32'b00000000_0000000_00000000_00000011;
                                                                                                              `endif
           // send address 0
// expected instruction ADD $t0 $t0 $t1
            sendAddress <= 32'b00000000 00000000 00000000 00000000;
      endmodule
46

K code/tests/instruction-memory-tb.v ③ 0 ▲ 0 ⊕ 0 43:7
```

Figure 3: Verilog implementation of instruction memory with its testbench




Figure 4: Waveform for instruction memory

3.3 Register File

The register file is the part of the CPU which stores 32 registers, each 32 bits wide. The module accepts 5 bit addresses for three registers (two for reading and one for writing). It also accepts 32 bits for the data to be written into the specified register. Moreover, there is a write enable control signal. Finally, the register file has two outputs, each 32 bits, which carry the value stored in the read addresses provided. Traditionally, these 32 bit values are sent off to the ALU for processing.

The module instantiates a 2D array for registers. Then, at each positive edge of the clock, it first checks for the reset signal. If reset is enabled, all registers are set to 0. Otherwise, it checks for the writeEnable to decide for or against storing the provided write data. At the end of this if/else block, the readData wires are assigned the corresponding values from the register file.

```
m register-file-th.v
            initial begin
$dumpfile("register-file.vcd");
                                                                                                                                         reg [31:0] reg_file[31:0];
                                                                                                                                                                                    // registers stored in register file
                $dumpvars(0, register file tb)
                                                                                                                                         integer i = 0;
                                                                                                                                         initial begin

reg_file[0] <= 32'd0;

reg_file[1] <= 32'd0;

reg_file[1] <= 32'd0;

reg_file[3] <= 32'd0;

reg_file[4] <= 32'd0;

reg_file[6] <= 32'd0;

reg_file[5] <= 32'd0;

reg_file[5] <= 32'd0;
                rst <= θ; // disable reset
                readRegisterOne <= 5'b00000; // read register θ readRegisterTwo <= 5'b00001; // read register 1
                writeEnable <= 1;
writeRegister <= 5'b00101;
                writeData <= 32'b00001101 00010101 11101010 01011110; //0xD15EA5E
                                                                                                                                             reg_file[7] <= 32'hFFFFFFFF; // 0xFFFFFFFF
                readRegisterOne <= 5'b00101; // read register 5
readRegisterTwo <= 5'b00111; // read register 7</pre>
                                                                                                                                         always@(posedge clk) begin
                                      : 5'b0011; ,.
//////////
// disable write
'/ try to write t
                writeRegister <= 5'b00011:
                                                                                                                                              // use a for loop to reset all register values to zero for(i=0; i<8; i=i+1)
                writeData <= 32'b11111111 11111111 11111111 11111111: //0xFFFFFFFF
                                                                                                                                                 reg file[i] <= 32'd\theta; // set back to \theta
               58
59
60
61
62
63
64
65
66
67
                                                                                                                                             // if writeEnable, then write to provided address
if (writeEnable == 1)
                                                                                                                                                  reg_file[writeRegister[4:0]] <= writeData[31:0];
                                                                                                                                                 obtain values from provided register
                // reset all register values to θ writeEnable <= 0;
                                                                                                                                            readDataOne <= reg file[readRegisterOne[4:0]][31:0]
                                                                                                                                            readDataTwo <= reg_file[readRegisterTwo[4:0]][31:0]
                rst <= 1;
                                                                                                                                       endmodule
                readRegisterOne <= 5'b00101; // read register 5 to make sure its zero
readRegisterTwo <= 5'b00111; // read register 7 to make sure its zero</pre>
                                                                                                                                        `endif
× code/register-file.v ① 0 ▲ 0 ① 0 67:1
```

Figure 5: Verilog implementation of register file with its testbench

Notice in the implementation that all registers are instantiated with value 0, except register 7 which holds 0xFFFFFFF. This is for demonstration purposes. Looking at the output, in the first cycle, we write the value 0xD15EA5E to register 5. In the next cycle, we read register 5 and 7. Accordingly, the readDataOne and readDataTwo output 0xD15EA5E and 0xFFFFFFFF, respectively.



Figure 6: Waveform for the register file module

Within the same cycle, the code attempts to write to register 3. However, we see in the next cycle that register 3 remains unchanged, because the writeEnable signal was not turned on. Finally, the last cycle reflects the effects of enabling the reset buttons: register 5 and 7 have been reset to 0.

3.4 ALU

The ALU is driven by a clock and carries out an operation, specified by the function code, on two 32-bit values. It then outputs the resulting 32-bit value along with a flag which conveys whether the result is 0 or not.

As a result, the ALU implementation is a simple switch case, carrying out the operation corresponding to the function code. Finally, it carries out a simple if/else check for the zero flag.

```
// File: alu.v
// Name: Nishant Aswani
// Instructor: Cristoforos Vasilatos
// Course: Computer Organization and Architecture (ENGR-UH 3511) Fall 2019
// Due: Sep 18 2019
   #1 clk = ~clk:
// testing block
initial begin
$dumpfile("alu.vcd");
                                                                                                                                                  `ifndef ALU V
   $dumpvars(0, alu_tb);
   funct <= 4'b0001; //funct code for BITWISE OR
// out should be all Is
inA <= 32'b00000000_00000000_1111111_1111111;</pre>
                                                                                                                                                 module alu(clk, inA, inB, funct, zero, out);
   inB <= 32'b11111111 11111111 00000000 00000000;
                                                                                                                                                     input wire [31:0] inA; // input A
input wire [31:0] inB; // input B
input wire [3:0] funct; // function code to decide ALU operation
                                                                                                                                                     output reg [31:0] out; // resulting value from operation
    inB <= 32'b11111111 11111111 00000000 00000
                                                                                                                                                     output wire zero;
                                                                                                                                                     always @(posedge clk) begin
                                                                                                                                                       lways @(posedge clk) begin
case (funct)
4'b0808 : out <= inA & inB; // code 0 does a bitwise and
4'b0801 : out <= inA | inB; // code 1 does a bitwise or
4'b0801 : out <= inA + inB; // code 2 does addition
4'b0801 : out <= inA + inB; // code 2 does addition
4'b0801 : out <= inA ^ inB; // code 4 does a bitwise xor
contrars.
    // out should be all 1s
inA <= 32'b00000000_00000000_11111111_11111111;
    inB <= 32'b11111111 11111111 00000000 000000000;
    // output should be
inA <= 32'h9E7BDF1D;</pre>
                                                                                                                                                    assign zero = (out==0) ? 1:0; // if out == 0, then raise zero flag
   inB <= 32'h12CDEF10;
#5;</pre>
   funct <= 4'b0100; //funct code for BITWISE XOR
   // output should be 0x0000FF00
inA <= 32'b0101010_10101010_11111111_10101010;
    inB <= 32'b01010101_10101010_00000000_10101010;
```

Figure 7: Verilog implementation of ALU with its testbench

In the test bench, we carry out the bitwise AND and the bitwise OR operations with A = 0x0000FFFF and B = 0xFFFF0000. As expected, the output wave shows 0xFFFFFFFFF and

0x00000000 for the respective operations. Notice, the zero flag is enabled for the second result. The remaining inputs demonstrate the functionality for the remaining operations (addition, subtraction, and bitwise XOR).



Figure 8: Waveform of the ALU module

3.5 Data Memory

Driven by a clock, the data memory receives an address to which it either reads or writes. Hence, there are two control signals memRead and memWrite, which decide the operation of the data memory. Given that memWrite is enabled, the data memory also accepts a 32-bit value to write to the given address.

This data memory implementation simulates memory by using registers, which are instantiated with some random values. At the positive edge of each clock cycle, if memWrite is enabled, the module writes to the given address. It then checks for the memRead signal and outputs 0 if it is disabled.

```
## data-memory-tb.v
    .readData(readData),
    .writeData(writeData),
    .memWrite(memWrite),
    .memRead(memRead)
                                                                                                                                                                                                                                                                                                                   address,
readData,
writeData
                   // clock alternates every unit of tim
always begin
#1 clk = ~clk;
                                                                                                                                                                                                                                                                                                                    memWrite,
memRead);
                   initial begin
  $dumpfile("data-memory.vcd");
$dumpvars(0, data_memory_tb);
                       // write 0x01ABCDEF at register 7
writeData <= 32'h01ABCDEF;
address <= 5'd7;
memRead <= 1'b0;
memWrite <= 1'b1;
                                                                                                                                                                                                                                                                               input wire memWrite;
input wire memRead;
                                                                                                                                                                                                                                                                               reg [31:0] mem[127:0];
                                                                                                                                                                                                                                                                                                                                                    // 2D array to store dummy value:
                                                                                                                                                                                                                                                                             initial begin
mem[9] <= 32'hICEB00A;
mem[1] <= 32'hBAAAAAAD;
mem[2] <= 32'hBADOCAFE;
mem[3] <= 32'hCAFCB00G;
mem[4] <= 32'hGAFCB00G;
mem[5] <= 32'hFACEFED;
mem[6] <= 32'hFACEFED;
mem[7] <= 32'h5001EB08;
                        #5;
// write θxBAAD5EED at register 2
writeData <= 32'hBAAD5EED;
                        #5;
// read value at register 1
address <= 5'd1;
memRead <= 1'b1;
memWrite <= 1'b0;</pre>
                         #5;
// read value at register 4
address <= 5'd4;
memRead <= 1'b1;
memWrite <= 1'b0;</pre>
                                                                                                                                                                                                                                                                               // at every positive edge o
always @(posedge clk) begin
                                                                                                                                                                                                                                                                                  // if memWrite is enable
if (memWrite == 1) begin
                                                                                                                                                                                                                                                                                          // write the value to give
nem[address] <= writeData;</pre>
                         // ILLEGAL MOVE, JUST FOR 
writeData <= 32'hBAADB055;</pre>
                                                                                                                                                                                                                                                                               // if memRead is enabled, read address at location, oth
assign readData = memRead? mem[address[4:0]][31:0]: 0;

    code/tests/data-memory-tb.v ① 0 ▲ 0 ① 0 65:21

    LF UTF-8 Verilog P master ☐ Fetch ☐ GitHub ← Git (11) ☐ 1 update
```

Figure 9: Verilog implementation of data memory with its testbench

Looking at the testbench, we first write a value to the 7th registe. We then write another value to the 2nd register; both times the memWrite signal is enabled, so the write is successful. Notice that the readData signal outputs 0 because the memRead control is disabled. In the next two assignments, we read from registers 1 and 4.



Figure 10: Waveform of the data memory module

Finally, we attempt to read and write in the same cycle, which is an illegal move. The output waves demonstrates this issue, because the readData changes, giving two values within the same instruction cycle. This could adversely affect the CPU operation; hence, only one of the two control signals can be enabled at a given time.

4 Conclusion

The above implementations generate the basic modules of the MIPS CPU. Future work involves connecting these modules as well as covering corner cases to allow robust functionality