



# ENGR-UH 3511

## Computer Organization and Architecture

**Name:** Nishant Aswani

**Net ID:** nsa325

**Assignment Title:** Lab 3

# Microprocessor Design and Verilog HDL: Part 1

Nishant Aswani, nsa325@nyu.edu

Computer Organization and Architecture(ENGR-UH 3511), Instructor Cristoforos  
Vasilatos

## 1 Introduction

The MIPS architecture falls under the reduced instruction set computer (RISC) family of instruction set architectures (ISAs). MIPS is a 32-bit architecture, employing 32 registers, each 32 bits wide. Verilog is a hardware description language, used to model hardware systems. Unlike C/C++, Verilog operates on modules and processes, the latter of which run in parallel, instead sequentially.

The following lab uses Verilog to begin an implementation of a 32-bit MIPS CPU. The modules implemented include a program counter, instruction memory, register file, ALU, and data memory.

## 2 Methodology


Icarus Verilog was used as a compiler to produce the object files for all verilog modules. The object file was then simulated using the `vvp` command from Icarus Verilog. The final output was viewed in GTKwave.

A make file was written to compile all `.v` files in the testbench folder. The makefile then runs `vvp` and `gtkwave`.

## 3 Results

### 3.1 Program Counter

Below is the implementation of the program counter, with the test bench on the left. As seen in the `always@` block, the logic simply adds 4 to the value of the input address to give the next instruction address. Hence, there is a clock input, an input address, and an output address.



```

program-counter.tb.v
1 module program_counter_tb;
2
3   reg clk = 0;           //clock
4   wire rst = 0;          //reset
5   reg [31:0] nextAddress; //input address
6   wire [31:0] currentAddress; //output address
7
8   program_counter pc(
9     .clk(clk),
10    .rst(rst),
11    .nextAddress(nextAddress),
12    .currentAddress(currentAddress)
13  );
14
15  always begin
16    #1 clk = ~clk;
17  end
18
19  initial begin
20    $dumpfile("program-counter.vcd");
21    $dumpvars(0, program_counter_tb);
22
23    // expected output: 0x00F9CAF2
24    nextAddress <= 32'b00000000_11111001_11001010_11101110;
25    #10;
26    // expected output: 0x00F9CAF2
27    nextAddress <= 32'b11111111_11111001_11001010_11101110;
28    #10;
29    // expected output: 0x00F9CAB4
30    nextAddress <= 32'b00000000_11111001_11001010_00000000;
31    #10;
32    // expected output: 0x00F9CAB2
33    nextAddress <= 32'b10000000_10001001_10001010_01101110;
34    $finish;
35  end
36 endmodule
37
program-counter.v
1 // File: program-counter.v
2 // Name: Nishant Aswani
3 // Instructor: Cristoforos Vasilatos
4 // Course: Computer Organization and Architecture (ENGR-UH 3511) Fall 2019
5 // Due: Sep 18 2019
6
7 `ifndef PROGRAM_COUNTER_V
8 `define PROGRAM_COUNTER_V
9
10 module program_counter (clk, rst, nextAddress, currentAddress);
11
12   input wire clk;           //clock
13   input wire rst;          //reset
14   input wire [31:0] nextAddress; //input address
15   output reg [31:0] currentAddress; //output address
16
17   always@(posedge clk) begin
18     // increment pc by 4
19     currentAddress <= nextAddress + 4;
20   end
21 endmodule
22
23 `endif

```

Figure 1: Verilog implementation of program counter with its testbench

The test bench simply defines a clock that alternates every unit of time. Next, it sends four different address, each time expecting an output that is 4 greater than the input.

The variable `nextAddress` refers to the input address, while the variable `currentAddress` refers to the output. As seen below, an input value, `0x00F9CAEE`, is fed using "nextAddress". Adding four to the input value results in `0x00F9CAF2`, which is displayed by the "currentAddress" module. Similarly, the program counter outputs input+4 at the positive edge of the upcoming clock cycle for each of the inputs.




Figure 2: Waveform for program counter

### 3.2 Instruction Memory

To simulate memory, we use an array of 32 bit registers and instantiate a few of them with dummy instructions for demonstration purposes. Otherwise, the module simply takes in an address value, which is fed into the array as an index. It then retrieves the stored instruction.

The testbench asks for the instructions in registers 1, 2, 3, and 0 respectively. For example, registers 2 and 3 store hex values 0x8BADF00D and 0xDEADBABE, which can be seen in the middle in the **gtkwave** screenshot below. Since the instruction memory is not driven by the positive edge of the clock in this implementation, it is able to retrieve the instruction without a clock cycle delay.



```

8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
code/testbench/instruction-memory-tb.v 0 0 0 0 43.7

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
// File: instruction-memory.v
// Name: Nishant Aswani
// Instructor: Cristoforos Vasilatos
// Course: Computer Organization and Architecture (ENGR-UH 3511) Fall 2019
// Due: Sep 18 2019

`ifndef INSTRUCTION_MEMORY_V
`define INSTRUCTION_MEMORY_V

module instruction_memory (readAddress, instruction);

input wire [31:0] readAddress; // address for instruction
output wire [31:0] instruction; // instruction at address

reg [31:0] mem[31:0]; //32 by 32 bit instruction memory

initial begin
    mem[0] <= 32'b00000000_01000_01001_0100000000100000; //ADD $t0 $t0 $t1
    mem[1] <= 32'b001000_01001_01010_00000000000000001; //ADDI $t2 $t1 0x0001
    mem[2] <= 32'b100010_11101_01101_1111000000001101; //LWL $t5 0xF00D $sp
    mem[3] <= 32'b110111_10101_01101_10111010101111110; //LD $t5 0xBABE $s5
end

//assign relevant instruction given the register memory
assign instruction = mem[readAddress[3:0]][31:0];

endmodule

`endif

```

Figure 3: Verilog implementation of instruction memory with its testbench




Figure 4: Waveform for instruction memory

### 3.3 Register File

The register file is the part of the CPU which stores 32 registers, each 32 bits wide. The module accepts 5 bit addresses for three registers (two for reading and one for writing). It also accepts 32 bits for the data to be written into the specified register. Moreover, there is a write enable control signal. Finally, the register file has two outputs, each 32 bits, which carry the value stored in the read addresses provided. Traditionally, these 32 bit values are sent off to the ALU for processing.

The module instantiates a 2D array for registers. Then, at each positive edge of the clock, it first checks for the reset signal. If reset is enabled, all registers are set to 0. Otherwise, it checks for the writeEnable to decide for or against storing the provided write data. At the end of this if/else block, the readData wires are assigned the corresponding values from the register file.

```

-- register-file-tb.v
41 initial begin
42   $dumpfile("register-file.vcd");
43   $dumpvars(0, register_file_tb);
44
45   rst <= 0; // disable reset
46
47   readRegisterOne <= 5'b00000; // read register 0
48   readRegisterTwo <= 5'b00001; // read register 1
49   ///////////////////////////////////////////////////
50   writeEnable <= 1; // enable write
51   writeRegister <= 5'b00101; // write to register 5
52   writeData <= 32'b00001101_00010101_11101010_01011110; //0xD15EA5E
53
54   #5;
55
56   readRegisterOne <= 5'b00101; // read register 5
57   readRegisterTwo <= 5'b00111; // read register 7
58   ///////////////////////////////////////////////////
59   writeEnable <= 0; // disable write
60   writeRegister <= 5'b00011; // try to write to register 3
61   writeData <= 32'b11111111_11111111_11111111_11111111; //0xFFFFFFFF
62
63   #5;
64
65   readRegisterOne <= 5'b00011; // read register 3
66   readRegisterTwo <= 5'b00001; // read register 1
67   ///////////////////////////////////////////////////
68   writeEnable <= 1; // enable write
69   writeRegister <= 5'b00111; // write to register 1
70   writeData <= 32'b01010000_11010001_11101011_00001011; //0x5A01EB0B
71
72   #5;
73   // reset all register values to 0
74   writeEnable <= 0;
75   rst <= 1;
76
77   #2;
78   rst <= 0;
79   #4;
80
81   readRegisterOne <= 5'b00101; // read register 5 to make sure its zero
82   readRegisterTwo <= 5'b00111; // read register 7 to make sure its zero
83   #10;
84
-- register-file.v
31 reg [31:0] reg_file[31:0]; // registers stored in register file
32
33 integer i = 0;
34
35 initial begin
36   reg_file[0] <= 32'd0; // 0x0
37   reg_file[1] <= 32'd0; // 0x0
38   reg_file[2] <= 32'd0; // 0x0
39   reg_file[3] <= 32'd0; // 0x0
40   reg_file[4] <= 32'd0; // 0x0
41   reg_file[5] <= 32'd0; // 0x0
42   reg_file[6] <= 32'd0; // 0x0
43   reg_file[7] <= 32'hFFFFFFFF; // 0xFFFFFFFF
44
45 end
46
47 always@(posedge clk) begin
48
49   // if reset is enabled
50   if (rst == 1) begin
51     // use a for loop to reset all register values to zero
52     for(i=0; i<8; i=i+1)
53       begin
54         reg_file[i] <= 32'd0; // set back to 0
55       end
56   end
57
58   else begin
59     // if writeEnable, then write to provided address
60     if (writeEnable == 1)
61       reg_file[writeRegister[4:0]] <= writeData[31:0];
62   end
63   // obtain values from provided register addresses
64   readDataOne <= reg_file[readRegisterOne[4:0]][31:0];
65   readDataTwo <= reg_file[readRegisterTwo[4:0]][31:0];
66
67 end
68
69 endmodule
70
71
72 `endif
73

```

Figure 5: Verilog implementation of register file with its testbench

Notice in the implementation that all registers are instantiated with value 0, except register 7 which holds 0xFFFFFFFF. This is for demonstration purposes. Looking at the output, in the first cycle, we write the value 0xD15EA5E to register 5. In the next cycle, we read register 5 and 7. Accordingly, the readDataOne and readDataTwo output 0xD15EA5E and 0xFFFFFFFF, respectively.




Figure 6: Waveform for the register file module

Within the same cycle, the code attempts to write to register 3. However, we see in the next cycle that register 3 remains unchanged, because the writeEnable signal was not turned on. Finally, the last cycle reflects the effects of enabling the reset buttons: register 5 and 7 have been reset to 0.

### 3.4 ALU

The ALU is driven by a clock and carries out an operation, specified by the function code, on two 32-bit values. It then outputs the resulting 32-bit value along with a flag which conveys whether the result is 0 or not.

As a result, the ALU implementation is a simple switch case, carrying out the operation corresponding to the function code. Finally, it carries out a simple if/else check for the zero flag.

```

31  #1 clk = ~clk;
32  end
33
34  // testing block
35  initial begin
36    $dumpfile("alu.vcd");
37    $dumpvars(0, alu_tb);
38
39    funct <= 4'b0001; //function code for BITWISE OR
40    // out should be all 1s
41    inA <= 32'b00000000_00000000_11111111_11111111;
42    inB <= 32'b11111111_11111111_00000000_00000000;
43    #5;
44
45    funct <= 4'b0000; //function code for BITWISE AND
46    // out == 0 and zero == 1
47    inA <= 32'b00000000_00000000_11111111_11111111;
48    inB <= 32'b11111111_11111111_00000000_00000000;
49    #5;
50
51    funct <= 4'b0010; //function code for ADDITION
52    // out should be all 1s
53    inA <= 32'b00000000_00000000_11111111_11111111;
54    inB <= 32'b11111111_11111111_00000000_00000000;
55    #5;
56
57    funct <= 4'b0011; //function code for SUBTRACTION
58    // output should be 0x8BADF00D
59    inA <= 32'h9E7BDF10;
60    inB <= 32'h12CDEF10;
61    #5;
62
63    funct <= 4'b0100; //function code for BITWISE XOR
64    // output should be 0x0000FF00
65    inA <= 32'b01010101_10101010_11111111_10101010;
66    inB <= 32'b01010101_10101010_00000000_10101010;
67    #5;
68
69    $finish;
70  end
endmodule

```

```

1  // File: alu.v
2  // Name: Nishant Aswani
3  // Instructor: Cristoforos Vasilatos
4  // Course: Computer Organization and Architecture (ENGR-UH 3511) Fall 2019
5  // Due: Sep 18 2019
6
7  `ifndef ALU_V
8  `define ALU_V
9
10 module alu(clk, inA, inB, funct, zero, out);
11
12   input wire clk; // clock
13   input wire [31:0] inA; // input A
14   input wire [31:0] inB; // input B
15   input wire [3:0] funct; // function code to decide ALU operation
16
17   output reg [31:0] out; // resulting value from operation
18   output wire zero; // zero flag
19
20   always @(posedge clk) begin
21     case (funct)
22       4'b0000 : out <= inA & inB; // code 0 does a bitwise and
23       4'b0001 : out <= inA | inB; // code 1 does a bitwise or
24       4'b0010 : out <= inA + inB; // code 2 does addition
25       4'b0011 : out <= inA - inB; // code 3 does subtraction
26       4'b0100 : out <= inA ^ inB; // code 4 does a bitwise xor
27     endcase
28   end
29
30   assign zero = (out==0) ? 1:0; // If out == 0, then raise zero flag
31
32 endmodule
33 `endif
34

```

Figure 7: Verilog implementation of ALU with its testbench

In the test bench, we carry out the bitwise AND and the bitwise OR operations with  $A = 0x0000FFFF$  and  $B = 0xFFFF0000$ . As expected, the output wave shows  $0xFFFFFFFF$  and

0x00000000 for the respective operations. Notice, the zero flag is enabled for the second result. The remaining inputs demonstrate the functionality for the remaining operations (addition, subtraction, and bitwise XOR).




Figure 8: Waveform of the ALU module

### 3.5 Data Memory

Driven by a clock, the data memory receives an address to which it either reads or writes. Hence, there are two control signals `memRead` and `memWrite`, which decide the operation of the data memory. Given that `memWrite` is enabled, the data memory also accepts a 32-bit value to write to the given address.

This data memory implementation simulates memory by using registers, which are instantiated with some random values. At the positive edge of each clock cycle, if memWrite is enabled, the module writes to the given address. It then checks for the memRead signal and outputs 0 if it is disabled.

```

1 // data-memory.v
2 // .readData(readData),
3 // .writeData(writeData),
4 // .memWrite(memWrite),
5 // .memRead(memRead)
6
7
8
9
10
11
12
13
14
15
16
17
18 // clock alternates every unit of time
19 always begin
20     #1 clk = ~clk;
21 end
22
23
24 initial begin
25     $dumpfile("data-memory.vcd");
26     $dumpvars(0, data_memory_tb);
27
28 // write 0x01ABCDEF at register 7
29 writeData <= 32'h01ABCDEF;
30 address <= 5'd7;
31 memRead <= 1'b0;
32 memWrite <= 1'b1;
33 #5;
34 // write 0xBAA05EED at register 2
35 writeData <= 32'hBAA05EED;
36 address <= 5'd2;
37 memRead <= 1'b0;
38 memWrite <= 1'b1;
39 #5;
40 // read value at register 1
41 address <= 5'd1;
42 memRead <= 1'b1;
43 memWrite <= 1'b0;
44 #5;
45 // read value at register 4
46 address <= 5'd4;
47 memRead <= 1'b1;
48 memWrite <= 1'b0;
49 #5;
50 // write 0xBAA0B055 (badboss) at register 3
51 // also read value at register 3
52 // ILLEGAL MOVE, JUST FOR DEMO
53 writeData <= 32'hBAA0B055;
54 address <= 5'd3;
55 memRead <= 1'b1;
56 memWrite <= 1'b1;
57 #5;
58
59 code/Tests/data-memory.vb 0 0 0 0 0 6521

```

Figure 9: Verilog implementation of data memory with its testbench

Looking at the testbench, we first write a value to the 7th register. We then write another value to the 2nd register; both times the memWrite signal is enabled, so the write is successful. Notice that the readData signal outputs 0 because the memRead control is disabled. In the next two assignments, we read from registers 1 and 4.




Figure 10: Waveform of the data memory module

Finally, we attempt to read and write in the same cycle, which is an illegal move. The output waves demonstrates this issue, because the readData changes, giving two values within the same instruction cycle. This could adversely affect the CPU operation; hence, only one of the two control signals can be enabled at a given time.

## 4 Conclusion

The above implementations generate the basic modules of the MIPS CPU. Future work involves connecting these modules as well as covering corner cases to allow robust functionality