


Date: _____

8-bit computer update - Ben

Book: Digital Computer Electronics.
by Albert Paul Malvino.

XOR is 0 + can invert input or pass the input using control sign

$$A \oplus B = \text{XOR} = A \cdot \bar{B} + \bar{A} \cdot B$$





Latches & Flip Flops

- Building blocks of computer memory.

- S-R Latch NOR NAND


Set reset latch
Press R → Q high; S → Q high



Haq, ek behtar zindagi ka.

NAND S-R latch (Flipped NOR S-R latch)


Date: 25/10/23



$$\begin{aligned}
 & \rightarrow S=1, R=1, Q=0, \bar{Q}=1 \\
 & \rightarrow S=0, R=0; Q=0, \bar{Q}=1 \\
 & \text{random} \quad S \oplus R = 1, \bar{Q}=0
 \end{aligned}$$

- The basic storage element is called SR latch
- It has two states "0" or "1"

- To change (reset) to (glow LED) and (store in memory) press S.



R	S	R	I	L	E	Q	\bar{Q}
0	0	1	0	1	0	0	1
1	0	0	1	0	1	1	0

0 0 1 0 1 LED glow

1 0 0 0 1 0 0 LED glow


off | memory of R pressed

Memory state

Works on memory


Haq, ek behfar zindagi

- Clock? - a signal.



$$\uparrow f = \frac{1}{T}$$

we can set SR FF to only operate when clock is



Duty cycle = Ratio of time:
signal
total time


$$\text{eg. here } = \frac{t/2}{t} = 50\%$$

Haq, ek behtar zindagi

Date: / /

Triggering

A sequential circuit is:



Triggering methods — level High

edge +ve edge ↑

-ve edge ↓


Memory is changed/switched
(based on the control i/p from the CTR pulse
(the stored state))

If we are i/P Memory cond. e.g. 11

Then o/p will be the same as what
was just before it.

Haq, ek behtar zindagi ka.

Difference bet/w Latch & Flip-Flop



latch EN : level trigger

$EN : 1$ $EN : 0$

$$S^* = S$$

$$S^* = 1$$

$R^* = 1$ (memory)

Flip Flop Clk ; edge trigger \downarrow / \uparrow


S-R flip flop

$$S^* = (S \cdot Clk) = S + Clk$$

$$R^* = \overline{(R \cdot Clk)} = \overline{R} + \overline{Clk}$$

Haq, ek behtar zindagi

Date: ___ / ___ / ___



Date: / /

Characteristic table;

Excitation table for S-R flip-flop

Truth table

L	I	R	Q_n	Q_{n+1}
0	X	X	Q_n	^{new state}
1	0	0	Q_n	^{old state}
1	0	1	0	
1	1	0	1	
1	1	1	Invalid (X)	

Characteristic Table

Q_n	S	R	Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	X
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	X

Excitation Table


Q_n	Q_{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

Salways 0
 $R \rightarrow 1$ or 0 $\therefore X$

Left colms Right
 Input O/p

Used in flip-flop conversions
 counters.

D-Latch





- Only 1 bit of input when enable is pressed.

- If no enable the switch would happen but no latching.

- Great way to store 1 bit of info. On like computer registers,

- Q would be removed and input would be given with pressing P when enable is pressed.



Haq, ek behtar zindagi ka.

D latch

D-flip flop.

Date: _____

Slip flop

CIR



EN

D

Q

Latch

EN


D

Q

* Q will be whatever D is in EN

flow out do
mbus input
000000

Date: ___ / ___ / ___




time interval

to switch states

so for small time

it will give

Way 2: Capacitor Resistor (better)



CIR

~~EN~~

V_{IN}

as V_{IN} increases, current flows (cap charges)

↑ Pot. at V

EN → time But soon cap is charged,
 $+V_{OUT} = V_{IN}$ no current

∴ V drops.

Haq, ek behtar zindagi ka.


lagit

Date: 26/11/2023
COA (Computer Org.)
g n tro (& Architecture)

CIR

EN

Computer System



Program

Instructions

Fetch

Decoded

Execute

Haq, ek behtar zindgi

- \Leftrightarrow : buses (communication)
- Main job of a computer is to execute programs.
- Memory : Harddisk, floppy, cd/dvd, RAM (diff types), ROM (diff ty) Cache (L1, L2, L3) (store info)
- Why study COA?
Understand exactly at WHAT TIME, WHICH INFO is stored in WHICH MEMORY
- Processor CU (Control Unit)
EUCU. (Execution Unit)

EXECU

- ALU (Arithmetic Logical Unit)
- IMP: How are numbers stored?

5 : 101 X

would have been true if it was an unsigned no. Signed sys is diff. All ALGORITHMS are FOR SIGNED SYSTEMS.

11 - Loh tar zindaai ka.

Date: _____

- Adder circuits: DNA of Arithmetic.

* Basis of subtraction:

Addⁿ with 2's complement

* Basis of multiplication

Boothe Alg. Uses addⁿ
& subⁿ

* Basis of division

Restoring div (more acc.)

Non-Restoring div (faster)

* " of floating pt. arith.

signed exponent mantissa

* x^y & $(x)(x)$ & \sqrt{x} & tan & st

All adder circuit

Control Unit (Fetch + decode)

- Job is to fetch & decode instructions.

- What is a program?

Ans) Set of instructions stored in memory.

- How is it fetched?

Ans) Via the bus.

- What is decoding?

Instructions are in op code already in 0's and 1's. Compiler's create .bin / .obj file forms. Haq, ek behtar zindagi ki

The instructions were already in machine Language inside the memory. Decoding DOES NOT mean converting to machine language.

DECODING means UNDERSTANDING that binary pattern what does that binary format signify.

eg. 0010 : add
opcode 1010 : subtract

0011 : multiply

1011 : divide.

every instruction will have a particular opcode.

DECODING is analyzing the opcode

- What is pipelining?
- format of an instruction?
- Addressing modes of insn?
- How do give operands?
- How does CU decode?

Ans) Hard-wired CU's delay elem, state table, seq. counter
micro-programmed CU's

Wilkes's design typical single address field
dual addr. field hori/vert.

Memory

- job is to store
- agenda: How info is stored into computer.

D - cache (11, 12, 13)

Q - Unified cache

L - split cache

• look through cache

• look aside cache

• direct mapping

• set-associative mapping

E - Virtual memory management

• segmentation

• paging.

Book → chop → pages → page → info

want to access.

Ex: • Tell: (logical address)

so-so chop so-so topic

so-so line.

Then → Line → and

Date: / /

we want to know where.

Hard disk → RAM → cache

we want to know when.

conversion: from:

logical address

↓
virtual addr.

↓
physical addr.

↓
cache mem. addr.

address
Translation.

Hard disk { book / file }

↓

↓ (broken down to)

RAM

(pages)

↓

↓ (")

Cache

(section)

↓

↓ (sent to)

Processor

(operator who works on it)

Ability to Know: (addr. Translation)

- Whether it has come?
- If yes, where it is in that section?

- RAM: SRAM, DRAM


SRAM & DRAM

- ROM: ROM, PROM, EPROM, EEPROM

FLASHROM. Haq, ek behtar zindagi ka.

Date: 27/05

ALU



Addⁿ: $A + B$

Subⁿ: $A + (2\text{'s complement of } B)$

8 bit adder: 4 bit + 4 bit adder.
carry over


eg 4 bit adder: DM74LS283

YOR : used for negating binary
e.g. DM74LS86.

Octal bus Transceivers: SN54/74LS245
(Tri-state buffers)

Haa ol

Date: / /



B Regis

creates 1's
complement

XOR

0	0	0
0	1	1
1	0	1

for negating binary?

when; $A=1$; $B=0$

passing $A=0$; $(B=0)$

& carry over 1 (SU) when

Haq, ek behtar zindagi ka.

no carrying; creates 2's complement

Date:

77/78
Date: 20/01/2018


$$C_4 = (A_3 \oplus B_3)$$

Si

CIR

Carry look ahead adder (CLA)

Full adder:



* CLA:

$$C_0 =$$

$$C_1 = C_0 \oplus$$

$$S_D =$$

$$C_2 =$$

$$S_2 =$$

Now, $C_{i+1} = P_i C_i + G_i$

$$C_0 = C_0 - 1$$

$$C_1 = P_0 C_0 + G_0 - 1$$

$$C_2 = P_1 C_1 + G_1 = P_1 (P_0 C_0 + G_0) + G_1$$

$$C_3 = P_2 (P_1 (P_0 C_0 + G_0) + G_1) + G_2$$

$$C_4 = P_3 (P_2 (P_1 (P_0 C_0 + G_0) + G_1) + G_2) + G_3$$

carry over.

$$P_i = f(A_i, B_i) = A_i \oplus B_i$$

$$\text{general } G_i = f(A_i, B_i) = A_i \cdot B_i$$

$$C_3 = P_2$$

So all C 's = $f(A, B, C_0)$

only depending on C_0
Thereby, overcoming
delay

Haa. ok holtar zindagi

$$C_0 = (A_3 \oplus B_3)(A_2 \oplus B_2)(A_1 \oplus B_1)$$

Date: / /

* CLA: 'predict the carry'.

$$C_0 = C_0$$

$$P_0 = C_0 + G_0$$

$$C_1 = (A_0 \oplus B_0) \cdot C_0 + A_0 \cdot B_0$$

$$S_0 = P_0 \oplus C_0$$

$$= A_0 \oplus B_0 \oplus C_0$$

$$\begin{aligned} C_2 &= (A_1 \oplus B_1) C_1 + A_1 B_1 \\ &= (A_1 \oplus B_1) \cdot ((A_0 \oplus B_0) \cdot C_0 + A_0 B_0) + A_1 B_1 \end{aligned}$$

$$S_1 = P_1 \oplus C_1$$

$$= (A_1 \oplus B_1) \oplus$$

$$(A_0 \oplus B_0) \cdot C_0 + A_0 B_0$$

$$E_1 = P_0 C_0 + G_0$$

$$E_2 = P_1 C_1 + G_1$$

$$S_2 = P_2 \oplus C_2$$

$$= (A_2 \oplus B_2) \oplus [(A_1 \oplus B_1) \cdot C_1 + A_1 B_1]$$

$$(3: P_2 C_2 + G_2) (A_1 \oplus B_1) [(A_0 \oplus B_0) \cdot C_0 + A_0 B_0] + A_1 B_1$$

$$S_3 = P_3 \oplus C_3$$

$$= (A_3 \oplus B_3) \oplus (A_2 \oplus B_2) \cdot (C_2 + A_1 B_1)$$

Haq, ek behtar zindagi ka.
 $(A_0 \oplus B_0) \cdot (A_1 \oplus B_1) + A_0 B_0$

Date: _____

1248163264128
11010000

2⁷

S
CLR
EN
D
Q
L

1+2+8 = 11 → EA

1111 = 15 → Bus

15 → A

(101000)5 → Bus

5 → B.

EN ON →

00101 26 → Q25

RAM:

↓

Si

Combina

val. sta

me p

cut


Mor

Fai

we
RI

Date: 24/05/

8-bit Comp RAM



RAM: Random access memory

↓
Static
combined registers.
val. stored perm. till
no power is not
cut. Bulkier.
More expensive.
Faster.

Dynamic:
Cap + Transistor.
↑
Stored as charge on it
Keeps discharging.
But by refresher
circuit we keep
rewriting each
bit.

We are going to create 16 bytes
RAM (static) module.

$$16 \text{ bytes} = 16 \times 8 = 128 \text{ bit.}$$

— words bit-lines |

We are going to specify which word
to write on by using 4-bit addresses
and making their decoders

Haq, ek behtar zindagi ka.

16 byte static RAM module schematic


Date:





Address & Decoding

Date: _____

generating variables:



Decoding:



Date:

e.g. 545H45189. (10:24)

0 0 0 0

0

0 0 0 1

1

0 0 1 0

2

0 0 1 1

3

0 1 0 0

4

0 1 0 1

5

0 1 1 0

6

0 1 1 1

7

1 0 0 0

8

1 0 0 1

9

1 0 1 0

10

1 0 1 1

11

1 1 0 0

12

1 1 0 1

13

1 1 1 0

14

1 1 1 1


15

Date: 31/05/

Asynchronous Inputs

In D ff's the D input is triggered when the clock is active.

2 inputs which have no relation to the CLK are called asynch. inputs.



Tim



PST	CLR	Q_{n+1}	F.F
0	0	Prohibited	
0	1		
1	0		
1	1	Q_n	

Flipped for Ac. High.

Haz ek behtar zindaai ka.

Date:


	Q_n	PST	CLR	Q_{n+1}
S	0	0	0	X
CIR	0	0	1	1
EN	0	1	0	0
Ei	0	1	1	0
D	1	0	0	X
DI	1	0	1	1
Q	1	1	0	0



PST
0
0


characteristic $Q_{n+1} = \overline{PST} + Q_n \cdot \text{US}$

eq:



Date: 01/06/

PST	CIR	Q_n
0	0	X
0	1	1
1	0	Q_n
1	1	




RAM (logism) (Beneater)

Vids: Part 1 -

54S/74S189 3 chip
54LS/74LS189 3 name.

16 - 4 bit words


so we use 2 chips.



we are going to have to
reinvent these: we will use
DM7404 chips.

Date:

connection diagram.



CS : chip select : Ac. low.

A₀A₁A₂A₃: 4bit addr.

D₁D₂D₃D₄: input (4bit)

$\bar{O}_1, \bar{O}_2, \bar{O}_3, \bar{O}_4$: inverted output

Sele

WE : Write Enable.

when we power up we get
some garbage values inside

For memory address
register:

74LS173.


Haq, ek behtar zindagi

410A

We want to be able to switch between manual/bus input for addressed.

A → manual

B → bus.



there is a chip for this.


Quad-2-line to 1-line

Data Selector / Multiplexers.

DM74LS157.

DM74LS158

logic Dots



Haq, ek behtar zindagi ka.

Connection Diag.

(see me data sheet)
(straightforward)

Control signal

LDA 14	$\rightarrow 0001\ 1110$
ADD 15	$0010\ 1111$
OUTPUT	0011 1110

$$14: \text{Ob} (1101) = 13$$

$$15: 19 (11001) = \frac{19}{32}$$

PC
LDA 14: ~~CO~~ MI OUT III
~~RO~~ II

0001 0001

16 1 = 17

0-9
Access HT 1

<u>LDA 14</u>		<u>ADD 15</u>		<u>OUT</u>
T0	<u>CO MI</u>	<u>CO MI</u>		<u>CO MI</u>
T1	<u>RO II</u>	<u>RO II</u>		<u>RO II</u>
T2	<u>CE</u>	<u>CE</u>		<u>CE</u>
T3	<u>10 MI</u>	<u>10 MI</u>		<u>A0 01</u>
T4	<u>RO HT</u>	<u>RO HT</u>		<u>HT</u>
		<u>ek behtar zindagi</u>		
		<u>AO A1</u>		

Date: 9

6000 00
00 00
00 00

control 1

INST. S
~~XXXXX~~
~~XXXXX~~

DA 0001
~~DA 0001~~
~~0001~~

ADD 0010
~~ADD 0010~~
~~0010~~

0000 001 1 1015
010 2 1106
011 3 1117
100 4
Date: 2

Date: 27/06/

Control logic EEPROM.

	INSTR.	STEP	HCT	MIR	IRO	IO	II	IA	AO
FETCH	xxxx	000	(0	1	0	0)	0	0	0
	xxxx	001	0	0	0	1	0	1	0

$$\begin{array}{r} \cancel{\text{VDA}} \\ \cancel{0\ 001\ 010\ 0\ 100\ 1000} \\ \cancel{0\ 001\ 011\ 0\ 001\ 0010} \\ \cancel{0\ 001\ 100\ 0\ 000\ 0000} \end{array}$$

$$\begin{array}{r}
 \text{ADD} \\
 \cancel{0010} \quad 010 \quad 01001000 \\
 0010 \quad 011 \quad 00010000 \\
 \underline{0010} \quad 100 \quad \underline{00000010}
 \end{array}$$

~~OUT~~ 1110 010 100 000001
1110 011 00000000
1110 100 00000000

~~HIT~~ 1111 010 1 0000 000
 1111 011 0 0000 000
 1111 100 0 0000 000

1984 443 075
3 20 90 222 028
8421 8121 8421 9121

Haq, ek behtar zindagi ka

ΣΟ ΣΟ ΒΙ ΟΙ ΚΕ ΚΟ Ι
 (Ο Ο Ο Ο) (Ο Ι Ο Ο)
 Ο Ο Ο Ο Ι Ο Ο

A grid of 21 circles arranged in three rows. The first row has 3 circles. The second row has 7 circles. The third row has 11 circles.

○ ○ ○ ○ ○ ○
○ ○ - ○ ○ ○
○ ○ ○ ○ ○ ○

A grid of 24 small circles arranged in four rows and six columns. The first column contains 6 circles, the second 7, the third 6, and the fourth 5. A small dark smudge is located above the 4th row, 3rd column circle.

RAM: 1e 2f e0 f0

8421 8421 8421 8421

80°/2 0 0 2
1 0 2 8
0 - 0 1 2
0 - 0 0 48
0 0 0 00

85°/2 0 0 2 1

1 + 0 0 7 8
0 0 12
0 4 0 8
0 1 4 0

1511103" 870
0 - 0 5 0 0
0 - 0 5 0 0

16111 0 5 0 0 1
0 - 0 4 0 0 0
0 - 0 4 0 0 0

N

JMP 0011 (0000) (0000) (0000) (0000)
10/J 40/0

STA 0100 op: 10/M1 (0000) (1000) 0...
0111 A0/R1 (0000) (0000) 00


LDI → puts from IR
instead of RAM: 0101 (01A1)
(0000) (0010) 00

SUB → 0110 M110 0012
R01B11S0B 0608 | A
00011110 LDA .14S1A11E0 0340
00(0111) ADD STA 15 | AU
01001110 STA 15 | OB

01001110 STA 15 | ADDN
00110001 LDA 14 |
JMP 0001 // 0, 1 \$
00110001 LDA 14 |
JMP 0001 // 0, 1 \$

1e2f4fe04e310	2	2
F 2 3 4 S 6	1 01	2
	2	2

Fibonacci code.



NANO

W1

CPU, Memory Sys, Hardwar

NANO

VPT: Logic Gates (15 chips)

P2: ALU (adder chips)

P3: RAM (Reg's & Mem Unit)

P4: Mach. Lang.

P5: CPU


P6: Assembler

Course 1: Part 1: Make Comp Sys Block

Course 2: Part 2: Jack, OS, VM, Compiler

Ben

Reset: (Circuit)





Haq, ek behtar zindgi!

+
xx

What may
be in a
microprocessor
from my
suburb
knowledge

Date: 10/06/

NAND eq. circuit to use 1 chip



Add ALU functions in simplest logic

HACK-E2 (Proj 1 (chips))

HACKW2 (still E2)

Dec → Binary

Date: _____

eg 99

get the biggest pow of 2.

$$2^6 = 64$$

& sub

99

$$- \underline{64}$$

35

$$\begin{array}{r} 3 \\ - 2 \end{array}$$

$$\begin{array}{r} 3 \\ - 2 \\ \hline 1 \end{array}$$

$$2^5 = 32$$

$$2^1 = 2$$

$$\begin{array}{r} 2 \\ \hline 1 \end{array}$$

make
indexes

$$\begin{array}{r} 1 & 1 & 0 & 0 & 0 & + & 1 \\ 6 & 5 & 4 & 3 & 2 & 1 & 0 \end{array}$$

Overflow happens (carry bit ignored and result gets truncated)

Address:

1. Half adder: adds 2 bits
2. Full adder: adds 3 bits
3. Adder : Adds 2 no.'s

Negative no's

2's Complement

0	0	0	0	0	0	7	(+)
0	0	0	1		1		
0	0	1	0		2		
0	0	1	1		3		
0	1	0	0		4		
0	1	0	1		5		
0	1	1	0		6		
0	1	1	1		7		
1	0	0	0	-8			
1	0	0	1	-7			(-)
1	0	1	0	-6			
1	0	1	1	-5			-1
1	1	0	0	-4			
1	1	0	1	-3			
1	1	1	0	-2			
1	1	1	1	-1			

$$\cancel{x} - x(\text{neg. } \cancel{x}) = 2^7 - x.$$
$$\Rightarrow -3 = 16 - 3 = 13 \div 1$$
$$-5 = 16 - 5 = 11 \div 1$$

In 2's complement +

$$\begin{array}{r}
 -2 \\
 +3 \\
 \hline
 -5
 \end{array}
 \Rightarrow
 \begin{array}{r}
 +14 \\
 +13 \\
 \hline
 11
 \end{array}
 \Rightarrow
 \begin{array}{r}
 1110 \\
 1011 \\
 \hline
 11011
 \end{array}$$

gets thrown away.

$$\begin{array}{r}
 7 \\
 + \\
 -5 \\
 \hline
 2
 \end{array}
 \quad \text{↑ Same logic.}$$

Computing ($-x$)

IN x ; OUT $-x$. flips all bits of

cause $y - x = y + (-x)$ ↑ x

Idea: $2^n - x = 1 + (2^n - 1) - x$

add 1 to
flipped
bit of x .

$\begin{array}{r} 11111\dots n \\ - 101010 \leftarrow x \\ \hline 010101 \end{array}$ flipped bit

$\begin{array}{r} + \\ \hline 010110 \end{array}$

2^1 's complement

Haq ek behtar zindagi ka.

Date: 13/06

Ben

Fibonacci

15 : 1

0 LDA 15


1 LDG A ADD 15

2 ALU > A

23 A → RAM 15

3 A → OUTPUT

4B JMP O.



0 1 1 2 3 5 8

