



Operating Systems Lecture 13: TLB + Advanced Paging


Nipun Batra Aug 30, 2018















































FETCH VA 1024




Get VPN for VA 1024. VPN = 1




LOOK IN TLB for VPN = 1. Not found. TLB Miss!




Find PFN for VPN = 1 by accessing Page Table




Add entry to TLB




Search for translation of VPN = 1 on TLB




Goto PFN 4 and create PA by adding offset




READ INSTRUCTION at PA(1024)




READ INSTRUCTION at PA(1024)




Find EDI + 4*EAX -> VA = 40000




Find VPN for VA 40000. VPN = 39




Check TLB for VPN = 39. Miss!




Get PFN for VPN = 39 from Page Table




Store translation in TLB




Find PFN of VPN = 39 from TLB. Add offset to get PA.




FIND PA FOR VA = 1028




VPN = 1. Find Translation in TLB for VPN = 1. Found!



PFN = TLB[1] = 4




Get PA by adding offset to PFN = 4 and execute



Worked Out Example

TLB miss for VPN = 40...



1. Hit rate = TLB Hit/(TLB Hit + TLB Miss)

- 1. Hit rate = TLB Hit/(TLB Hit + TLB Miss)
- 2. Spatial locality -> TLB has good hit rate

- 1. Hit rate = TLB Hit/(TLB Hit + TLB Miss)
- 2. Spatial locality -> TLB has good hit rate
 - 1. Arrays elements are spatially close (EDX + 4*EAX)

- 1. Hit rate = TLB Hit/(TLB Hit + TLB Miss)
- 2. Spatial locality -> TLB has good hit rate
 - 1. Arrays elements are spatially close (EDX + 4*EAX)
 - 2. Instructions are spatially close (1024, ...)

- 1. Hit rate = TLB Hit/(TLB Hit + TLB Miss)
- 2. Spatial locality -> TLB has good hit rate
 - 1. Arrays elements are spatially close (EDX + 4*EAX)
 - 2. Instructions are spatially close (1024, ...)
- 3. Temporal locality -> TLB has a good hit rate

- 1. Hit rate = TLB Hit/(TLB Hit + TLB Miss)
- 2. Spatial locality -> TLB has good hit rate
 - 1. Arrays elements are spatially close (EDX + 4*EAX)
 - 2. Instructions are spatially close (1024, ...)
- 3. Temporal locality -> TLB has a good hit rate
 - Loop. Re-using same instructions which exist in TLB

TLB

VPN	PFN	
1	4	
39	7	

TLB

P1 running

VPN	PFN	
1	4	
39	7	

TLB

P1 running

VPN	PFN	
1	4	
39	7	

TLB

P1 running

P2 running

TLB

P1 running

P2 running

VPN	PFN	
1	4	
39	7	
1	30	

TLB

P1 running

P2 running

VPN	PFN	
1	4	
39	7	
1	30	

What will VPN 1 be mapped to?

TLB

P1 running

P2 running

VPN	PFN	
1	4	
39	7	
1	30	

TLB

P1 running

P2 running

VPN	PFN	
1	4	
39	7	
1	30	

What will VPN 1 be mapped to?

TLB

P1 running

P2 running

VP N	PFN	VALID	PERMISSION	ASID
1	4	1	R	1
39	7	1	R	1
		0	RW	
1	30	1	RWX	2

1. Why to replace TLB entries?

- 1. Why to replace TLB entries?
 - 1. Limited space

- 1. Why to replace TLB entries?
 - 1. Limited space
- 2. When to replace?

- 1. Why to replace TLB entries?
 - 1. Limited space
- 2. When to replace?
 - 1. Newer translation found

- 1. Why to replace TLB entries?
 - 1. Limited space
- 2. When to replace?
 - 1. Newer translation found
 - 2. Context switch

- 1. Why to replace TLB entries?
 - 1. Limited space
- 2. When to replace?
 - 1. Newer translation found
 - 2. Context switch
- 3. How to replace?

- 1. Why to replace TLB entries?
 - 1. Limited space
- 2. When to replace?
 - 1. Newer translation found
 - 2. Context switch
- 3. How to replace?
 - 1. Remove at random

- 1. Why to replace TLB entries?
 - 1. Limited space
- 2. When to replace?
 - 1. Newer translation found
 - 2. Context switch
- 3. How to replace?
 - 1. Remove at random
 - 2. Remove least recently used (LRU)

- 1. Why to replace TLB entries?
 - 1. Limited space
- 2. When to replace?
 - 1. Newer translation found
 - 2. Context switch
- 3. How to replace?
 - 1. Remove at random
 - 2. Remove least recently used (LRU)
 - 1. Corner case:

- 1. Why to replace TLB entries?
 - 1. Limited space
- 2. When to replace?
 - 1. Newer translation found
 - 2. Context switch
- 3. How to replace?
 - 1. Remove at random
 - 2. Remove least recently used (LRU)
 - 1. Corner case:
 - 1. TLB size = N

- 1. Why to replace TLB entries?
 - 1. Limited space
- 2. When to replace?
 - 1. Newer translation found
 - 2. Context switch
- 3. How to replace?
 - 1. Remove at random
 - 2. Remove least recently used (LRU)
 - 1. Corner case:
 - 1. TLB size = N
 - 2. N+1 page accesses in loop

Base & Bounds

- Base & Bounds
 - Pros: Very quick, 2 registers

- Base & Bounds
 - Pros: Very quick, 2 registers
 - Cons: Contiguous block of memory -> fragmentation

- Base & Bounds
 - Pros: Very quick, 2 registers
 - Cons: Contiguous block of memory -> fragmentation
- Segmentation

- Base & Bounds
 - Pros: Very quick, 2 registers
 - Cons: Contiguous block of memory -> fragmentation
- Segmentation
 - Pros: Still relatively simple, 3 registers, lesser fragmentation

- Base & Bounds
 - Pros: Very quick, 2 registers
 - Cons: Contiguous block of memory -> fragmentation
- Segmentation
 - Pros: Still relatively simple, 3 registers, lesser fragmentation
 - Cons: Still contiguous block of memory for segment

- Base & Bounds
 - Pros: Very quick, 2 registers
 - Cons: Contiguous block of memory -> fragmentation
- Segmentation
 - Pros: Still relatively simple, 3 registers, lesser fragmentation
 - Cons: Still contiguous block of memory for segment
- Paging

- Base & Bounds
 - Pros: Very quick, 2 registers
 - Cons: Contiguous block of memory -> fragmentation
- Segmentation
 - Pros: Still relatively simple, 3 registers, lesser fragmentation
 - Cons: Still contiguous block of memory for segment
- Paging
 - Pros: Very low chances of segmentation

- Base & Bounds
 - Pros: Very quick, 2 registers
 - Cons: Contiguous block of memory -> fragmentation
- Segmentation
 - Pros: Still relatively simple, 3 registers, lesser fragmentation
 - Cons: Still contiguous block of memory for segment
- Paging
 - Pros: Very low chances of segmentation
 - Cons: Slow, lots of memory accesses; memory overhead/ process is huge!

- Base & Bounds
 - Pros: Very quick, 2 registers
 - Cons: Contiguous block of memory -> fragmentation
- Segmentation
 - Pros: Still relatively simple, 3 registers, lesser fragmentation
 - Cons: Still contiguous block of memory for segment
- Paging
 - Pros: Very low chances of segmentation
 - Cons: Slow, lots of memory accesses; memory overhead/ process is huge!
- Paging + TLB

- Base & Bounds
 - Pros: Very quick, 2 registers
 - Cons: Contiguous block of memory -> fragmentation
- Segmentation
 - Pros: Still relatively simple, 3 registers, lesser fragmentation
 - Cons: Still contiguous block of memory for segment
- Paging
 - Pros: Very low chances of segmentation
 - Cons: Slow, lots of memory accesses; memory overhead/ process is huge!
- Paging + TLB
 - Pros: Improves the address translation speed (spatial & temporal locality)

- Base & Bounds
 - Pros: Very quick, 2 registers
 - Cons: Contiguous block of memory -> fragmentation
- Segmentation
 - Pros: Still relatively simple, 3 registers, lesser fragmentation
 - Cons: Still contiguous block of memory for segment
- Paging
 - Pros: Very low chances of segmentation
 - Cons: Slow, lots of memory accesses; memory overhead/ process is huge!
- Paging + TLB
 - Pros: Improves the address translation speed (spatial & temporal locality)
 - Cons: Limited in size, memory overhead/process still huge

• 32 bit address space with 4 KB pages

- 32 bit address space with 4 KB pages
- 4 KB pages -> 12 bits?

- 32 bit address space with 4 KB pages
- 4 KB pages -> 12 bits?
- Remaining bits = 32 12 = 20

- 32 bit address space with 4 KB pages
- 4 KB pages -> 12 bits?
- Remaining bits = 32 12 = 20
 - 20 bit VPN

- 32 bit address space with 4 KB pages
- 4 KB pages -> 12 bits?
- Remaining bits = 32 12 = 20
 - 20 bit VPN
 - # pages = 2^2

- 32 bit address space with 4 KB pages
- 4 KB pages -> 12 bits?
- Remaining bits = 32 12 = 20
 - 20 bit VPN
 - # pages = 2^2
- 4 bytes per translation -> 4 * 2^20 MB = 4 MB/process

Solution 0: Decrease the size of VA space

12 bit offset for 4 K pages

- 12 bit offset for 4 K pages
- 30 bit address space

- 12 bit offset for 4 K pages
- 30 bit address space
- 18 bit VPNs

- 12 bit offset for 4 K pages
- 30 bit address space
- 18 bit VPNs
- 4 bytes per translation -> 4 * 2^18 MB = 1 MB/process

Solution 0: Decrease the size of VA space

- 12 bit offset for 4 K pages
- 30 bit address space
- 18 bit VPNs
- 4 bytes per translation -> 4 * 2^18 MB = 1 MB/process

• 32 bit address space —> 4 GB

- 12 bit offset for 4 K pages
- 30 bit address space
- 18 bit VPNs
- 4 bytes per translation -> 4 * 2^18 MB = 1 MB/process

- 32 bit address space —> 4 GB
- 30 bit address space —> 1 GB

Solution 1: Increase the page size

32 bit address space with 16 KB pages

- 32 bit address space with 16 KB pages
- 16 KB pages -> 14 bits?

- 32 bit address space with 16 KB pages
- 16 KB pages -> 14 bits?
- Remaining bits = 32 14 = 18

- 32 bit address space with 16 KB pages
- 16 KB pages -> 14 bits?
- Remaining bits = 32 14 = 18
 - 18 bit VPN


- 32 bit address space with 16 KB pages
- 16 KB pages -> 14 bits?
- Remaining bits = 32 14 = 18
 - 18 bit VPN
 - # pages = 2^18


- 32 bit address space with 16 KB pages
- 16 KB pages -> 14 bits?
- Remaining bits = 32 14 = 18
 - 18 bit VPN
 - # pages = 2^{18}
- 4 bytes per translation -> 4 * 2^18 MB = 1 MB/process


Solution 1: Increase the page size

- 32 bit address space with 16 KB pages
- 16 KB pages -> 14 bits?
- Remaining bits = 32 14 = 18
 - 18 bit VPN
 - # pages = 2^{18}
- 4 bytes per translation -> 4 * 2^18 MB = 1 MB/process

Larger page size —> Fragmentation







PFN	Valid	
10	1	
_	0	
_	0	
-	0	
23	1	
_	0	
_	0	
_	0	
_	0	
_	0	
-	0	
_	0	
_	0	
28	1	
Δ	1	

PFN	Valid	
10	1	••
-	0	
_	0	
-	0	
23	1	
-	0	
_	0	
_	0	
_	0	
_	0	
_	0	
-	0	
_	0	
28	1	
4	1	

	PFN	Valid	
	10	1	••
	_	0	
	_	Ο	
	_	0	
	23	1	
Î	<u>-</u>	0	
D	_	0	
ste	-	0	
Wasted	_	0	
	-	0	
	_	0	
	_	0	
	_ ,	0	
•	28	1	
	4	1	

PFN	Valid	•••
10	1	
-	0	
-	0	
-	0	
23	1	
-	0	
_	0	
-	0	
_	0	
-	0	
-	0	
-	0	
-	Ο	
28	1	
4	1	

Wasted

Reducing Memory Overheads of Paging

PFN	Valid	
10	1	••
_	0	
-	0	
-	0	
23	1	
_	0	
_	0	
_	0	
-	0	
_	0	
-	0	
_	0	
_	0	
28	1	
4	1	

Linear Page Table

Wasted

Reducing Memory Overheads of Paging

PFN	Valid	
10	1	••
_	0	
-	0	
-	0	
23	1	
_	0	
_	0	
_	0	
-	0	
_	0	
-	0	
_	0	
_	0	
28	1	
4	1	

Linear Page Table

PFN	Valid	
10	1	
_	0	
_	0	
_	0	
23	1	
-	0	
_	0	
_	0	
_	0	
_	0	
_	0	
_	0	
-	0	
28 4	1	
4	1	

Linear Page Table

Lookup = O(1)

Wasted

Reducing Memory Overheads of Paging

PFN	Valid	
10	1	
-	0	
_	0	
_	0	
23	1	
-	0	
_	0	
_	0	
_	0	
-	0	
_	0	
_	0	
-	0	
28	1	
4	1	

Linear Page Table


Lookup =
$$O(1)$$


Space = $16*Size$

PFN	Valid	•••
10	1	
-	0	
-	0	
-	0	
23	1	
-	0	
_	0	
-	0	
_	0	
-	0	
-	0	
-	0	
-	Ο	
28	1	
4	1	

PFN	Valid	•••
10	1	••
-	0	
-	0	
-	0	
23	1	
-	0	
-	0	Convert
_	0	Convert
_	0	
_	0	
_	0	
_	0	
_	0	
28	1	
4	1	

PFN	Valid			
10	1	••		
-	0			
_	0			
-	0			
23	1			
-	0			
-	0		Copyort	<0, 10>
-	0		Convert	
_	0			4 00
-	0			<4, 23>
_	0			
-	0			
-	0			
28	1			
4	1			






PFN	Valid	Linked List
10	1	Ellinod Liot
_	0	$\int colunn - O(n)$ for i
_	0	Lookup = $O(n)$ for n
_	0	
23	1	
_	0	
_	0	Convert <0, 10>
_	0	Convert <0, 10>
_	0	4 00
_	0	<4, 23>
_	0	↓
-	0	
-	0	
28	1	
4	1	


PFN	Valid	 Linked	List
10	1		
-	0	Lookun	$\sim O(n)$ for
-	Ο		o = O(n) for
-	0	valid pa	ages (n<<1
23	1		
-	0		
-	0	O = 1= 1 = 14	<0, 10>
-	0	Convert	
-	0	→	1 00
-	0		<4, 23>
-	0		\
-	0		
-	0		
28	1		
4	1		


Wasted


PFN	Valid		Linked	List
10	1	••		
_	0		Lookup	- O(n) for n
_	0		Lookup = O(n) for n valid pages (n<<16) Space = n*Size	
_	0			
23	1			
_	0			
_	0		Copyort	<0, 10>
-	0		Convert	
_	0			4 00
-	0			<4, 23>
_	0			↓
-	0			
_	0			
28	1			
4	1			

36










How did we fill holes in PA space earlier?

Segmentation



Idea: use different page tables for heap, stack, etc

Each PT can be different size

- Each PT can be different size
- Each PT has base & bounds

- Each PT can be different size
- Each PT has base & bounds
 - Base & Bounds stored in :

- Each PT can be different size
- Each PT has base & bounds
 - Base & Bounds stored in :
 - MMU

- Each PT can be different size
- Each PT has base & bounds
 - Base & Bounds stored in :
 - MMU
 - What did Base store in regular segmentation?

- Each PT can be different size
- Each PT has base & bounds
 - Base & Bounds stored in :
 - MMU
 - What did Base store in regular segmentation?
 - PA where segment resided

- Each PT can be different size
- Each PT has base & bounds
 - Base & Bounds stored in :
 - MMU
 - What did Base store in regular segmentation?
 - PA where segment resided
 - What would Base refer here?

- Each PT can be different size
- Each PT has base & bounds
 - Base & Bounds stored in :
 - MMU
 - What did Base store in regular segmentation?
 - PA where segment resided
 - What would Base refer here?
 - PA of PT for segment

- Each PT can be different size
- Each PT has base & bounds
 - Base & Bounds stored in :
 - MMU
 - What did Base store in regular segmentation?
 - PA where segment resided
 - What would Base refer here?
 - PA of PT for segment
 - What would Bounds refer to here?

- Each PT can be different size
- Each PT has base & bounds
 - Base & Bounds stored in :
 - MMU
 - What did Base store in regular segmentation?
 - PA where segment resided
 - What would Base refer here?
 - PA of PT for segment
 - What would Bounds refer to here?
 - Number of valid pages/End of page table

32 bit VA space



32 bit VA space with 4KB pages



32 bit VA space with 4KB pages for 4 segments



PFN	Valid	
10	1	••
-	0	
_	0	
_	0	
23	1	
-	0	
_	0	
_	0	
_	0	
-	0	
_	0	
-	0	
_	0	
28 4	1	
4	1	

PFN	Valid	
10	1	••
_	0	
_	0	
-	0	
23	1	
_	0	
_	0	
_	0	
_	0	
_	0	
_	0	
_	0	
_	0	
28	1	
4	1	

PFN	Valid	
10	1	
	1	

PFN	Valid	
10	1	
_	0	
-	0	
_	0	
23	1	
_	0	
-	0	
_	0	
_	0	
_	0	
_	0	
_	0	
_	0	
28	1	
4	1	

Code PT

PFN	Valid	
10	1	
	1	

PFN	Valid	
10	1	
_	0	
_	0	
_	0	
23	1	
-	0	
-	0	
-	0	
_	0	
-	0	
-	0	
-	0	
_	0	
28	1	
4	1	

Code PT Base = 0

PFN	Valid	
10	1	
	1	

PFN	Valid	
10	1	
-	0	
_	0	
-	0	
23	1	
-	0	
_	0	
-	0	
-	0	
-	0	
-	0	
-	0	
-	0	
28	1	
4	1	

Code PT Base = 0 Bounds = 2

PFN	Valid	
10	1	
	1	

DEN	Volid	
PFN	Valid	***
10	1	
_	0	
-	0	
_	0	
23	1	
_	0	
-	0	
-	0	
-	0	
_	0	
_	0	
_	0	
_	0	
28	1	
4	1	

Code PT
Base $= 0$
Bounds $= 2$

PFN	Valid	
10	1	
	1	

PFN	Valid	
23	1	
	1	

PFN	Valid	
10	1	
_	0	
-	0	
_	0	
23	1	
_	0	
-	0	
_	0	
-	0	
_	0	
-	0	
-	0	
_	0	
28	1	
4	1	

Code PT
Base $= 0$
Bounds $= 2$

PFN	Valid	
10	1	
••	1	

Heap PT

PFN	Valid	
23	1	••
	1	

PFN	Valid	
10	1	••
-	0	
-	0	
_	0	
23	1	
_	0	
_	0	
_	0	
_	0	
_	0	
_	0	
_	0	
_	0	
28	1	
4	1	

Code PT
Base $= 0$
Bounds $= 2$

PFN	Valid	
10	1	
	1	

PFN	Valid	
23	1	
• •	1	

PFN	Valid	
10	1	••
-	0	
-	0	
-	0	
23	1	
_	0	
_	0	
_	0	
_	0	
-	0	
-	0	
-	0	
_	0	
28	1	
4	1	

Code PT
Base $= 0$
Bounds $= 2$

PFN	Valid	
10	1	
	1	

Heap PT Base = 4 Bounds = 2

PFN	Valid	
23	1	
	1	

PFN	Valid	
10	1	••
-	0	
-	0	
_	0	
23	1	
_	0	
_	0	
_	0	
_	0	
_	0	
-	0	
_	0	
_	Ο	
28	1	
4	1	

Code PT
Base $= 0$
Bounds $= 2$

PFN	Valid	
10	1	
••	1	

Heap PT Base = 4 Bounds = 2

PFN	Valid	
23	1	
	1	

Stack PT

PFN	Valid	
10	1	
-	0	
-	0	
-	0	
23	1	
-	0	
-	0	
-	0	
-	0	
-	0	
-	0	
-	0	
-	0	
28	1	
4	1	

Code PT
Base $= 0$
Bounds $= 2$

PFN	Valid	
10	1	
••	1	

Heap PT Base = 4 Bounds = 2

PFN	Valid	
23	1	••
	1	

Stack PT Base = ?

PFN	Valid	
10	1	
-	0	
	0	
_	0	
23	1	
_	0	
_	0	
_	0	
_	0	
-	0	
-	0	
-	0	
_	0	
28	1	
4	1	

Code PT
Base $= 0$
Bounds $= 2$

PFN	Valid	
10	1	
	1	

Heap PT Base = 4 Bounds = 2

PFN	Valid	
23	1	
	1	

Stack PT
Base = ?
Bounds = ?

• Pros:

• Pros:

 Leads to memory saving (Large gaps between segments)

- Pros:
 - Leads to memory saving (Large gaps between segments)
- Cons:

- Pros:
 - Leads to memory saving (Large gaps between segments)
- Cons:
 - Uses segmentation


- Pros:
 - Leads to memory saving (Large gaps between segments)
- Cons:
 - Uses segmentation
 - Assumes certain usage pattern of address space


- Pros:
 - Leads to memory saving (Large gaps between segments)
- Cons:
 - Uses segmentation
 - Assumes certain usage pattern of address space
 - Sparsely used segments (sub-segment internal fragmentation) have same space waste issue


- Pros:
 - Leads to memory saving (Large gaps between segments)
- Cons:
 - Uses segmentation
 - Assumes certain usage pattern of address space
 - Sparsely used segments (sub-segment internal fragmentation) have same space waste issue
 - How to address this?


- Pros:
 - Leads to memory saving (Large gaps between segments)
- Cons:
 - Uses segmentation
 - Assumes certain usage pattern of address space
 - Sparsely used segments (sub-segment internal fragmentation) have same space waste issue
 - How to address this?
 - LinkedList! Getting complex now.


- Pros:
 - Leads to memory saving (Large gaps between segments)
- Cons:
 - Uses segmentation
 - Assumes certain usage pattern of address space
 - Sparsely used segments (sub-segment internal fragmentation) have same space waste issue
 - How to address this?
 - LinkedList! Getting complex now.
 - Variable size page tables —> Can lead to fragmentation











How did we fill holes in PA space earlier?

- 1. Segmentation
- 2. Paging

Idea: break PT itself into pages

Idea: break PT itself into pages

Idea: break PT itself into pages

A Page Directory refers to pieces

Idea: break PT itself into pages

- A Page Directory refers to pieces
- Only have pieces with >0 valid entries

PFN	Valid	
10	1	
-	0	
-	0	
23	1	
-	1	
-	0	
-	0	
-	0	
-	0	
-	0	
-	0	
-	0	
-	0	
28 4	1	
4	1	

Page Directory Entry (PDE)

Total entries = 16

PFN	Valid	
10	1	
-	0	
-	0	
23	1	
-	1	
-	0	
-	0	
-	0	
-	0	
-	0	
-	0	
-	0	
-	0	
28	1	
28 4	1	

Page Directory Entry (PDE)

Total entries = 16

PFN	Valid	
10	1	
_	0	
-	0	
23	1	
-	1	
-	0	
-	0	
-	0	
-	0	
-	0	
-	0	
-	0	
-	0	
28 4	1	
4	1	

Page Directory Entry (PDE)

PFN	Valid	
10	1	
-	0	
-	0	
23	1	

PFN	Valid	
10	1	
-	0	
-	0	
23	1	
-	1	
-	0	
-	0	
-	0	
-	0	
-	0	
-	0	
-	0	
-	0	
28	1	
28 4	1	

Page Directory Entry (PDE)

PFN	Valid	
10	1	
-	0	
-	0	
23	1	

PFN	Valid	
-	0	
-	0	
-	0	
-	0	

	PFN	Valid	
700	10	1	••
	-	0	
Ĺ	_	0	
	23	1	
- O	-	1	
	-	0	
<u> </u>	-	0	
7	-	0	
707 = 111	_	0	
_	-	0	
	-	0	
202	-	0	
I	-	0	
	28	1	
	4	1	
-			_ 16

Page Directory Entry (PDE)

PFN	Valid	
10	1	
-	0	
-	0	
23	1	

PFN	Valid	
-	0	
-	0	
-	0	
-	0	

PFN	Valid	
_	0	
-	0	
-	0	
-	0	

	PFN	Valid	
000	10	1	••
 - -	_	0	
-	-	0	
	23	1	
- 0 V	_	1	
	-	0	
-	_	0	
707	-	0	
	_	0	
 - -	-	0	
	_	0	
0	-	0	
I	_	0	
- -	28	1	
	4	1	
7	Tatal a	ntrico -	_ 16

Page Directory Entry (PDE)

PFN	Valid	
10	1	
-	0	
-	0	
23	1	

PFN	Valid	
-	0	
-	0	
-	0	
-	0	

PFN	Valid	
-	0	
-	0	
-	0	
-	0	

PFN	Valid	
-	0	
-	0	
28	1	
4	1	

Total entries = 16

	PFN	Valid	
700	10	1	••
	-	0	
L	-	0	
	23	1	
- 02	-	1	
	-	0	
Ľ	-	0	
Z	-	0	
707 = NIJ	-	0	
L L	-	0	
	-	0	
202	-	0	
II	-	0	
Z L L	28	1	
	4	1	
٦	Total e	ntries :	= 16

Page Directory Entry (PDE)

PFN	Valid	
201	1	••
202	0	
203	0	
204	1	

PFN	Valid	
10	1	
-	0	
-	0	
23	1	

PFN	Valid	
-	0	
-	0	
-	0	
-	0	

PFN	Valid	
-	0	
-	0	
-	0	
-	0	

PFN	Valid	
-	0	
-	0	
28	1	
4	1	

	PFN	Valid			
700	10	1			
	-	0			
L	-	0			
	23	1			
- 07	-	1			
	-	0			
	-	0			
Ŋ	-	0			
707 = 111	-	0			
	-	0			
	-	0			
202	-	0			
I	-	0			
_	28	1			
	4	1			
	Total entries = 16				

Page Directory Entry (PDE)

Ρ	F	Ν	=	20	\cap
		I V	_		ľ

PFN	Valid	
201	1	
202	0	
203	0	
204	1	

Valid	
1	
0	
0	
1	
	1 0

PFN	Valid	
-	0	
-	0	
-	0	
-	0	

PFN	Valid	
-	0	
-	0	
-	0	
-	0	

PFN	Valid	
-	0	
-	0	
28	1	
4	1	

	PFN	Valid	
7	10	1	
 - -	-	0	
-	-	0	
	23	1	
-	-	1	
 - -	-	0	
-	-	0	
707	-	0	
	_	0	
 - -	-	0	
	-	0	
0	-	0	
I	-	0	
- -	28	1	
	4	1	
	[otal a	ntripe -	- 16

Page Directory Entry (PDE)

PFN	Valid	
201	1	
202	0	
203	0	
204	1	

$PFN = 20^{\circ}$	ŀ	PΕ	Ν	=	20)1
--------------------	---	----	---	---	----	----

PFN	Valid	
10	1	
-	0	
-	0	
23	1	

PFN	Valid	
-	0	
-	0	
-	0	
-	0	

PFN	Valid	
-	0	
-	0	
-	0	
-	0	

PFN	Valid	
-	0	
-	0	
28	1	
4	1	

	PFN	Valid	
007	10	1	
 - -	-	0	
-	-	0	
	23	1	
- O	-	1	
 - -	-	0	
-	_	0	
7	-	0	
707 - 1	-	0	
<u>-</u> -	-	0	
	_	0	
0	-	0	
I	_	0	
- - -	28	1	
	4	1	
	rotal e	ntries :	= 16

Page Directory Entry (PDE)

PFN = 200

PFN	Valid	
201	1	
202	0	
203	0	
204	1	***

ΡF	=NI	=	20	1
1 1	ΙV	_	$\angle U$	'

PFN	Valid	
10	1	
-	0	
-	0	
23	1	

Valid	
0	
0	
0	
0	
	0

PFN	Valid	
-	0	
-	0	
-	0	
-	0	

PFN	Valid	
-	0	
-	0	
28	1	
4	1	

	PFN	Valid	
007	10	1	
 - -	-	0	
-	-	0	
	23	1	
- O	-	1	
 - -	-	0	
-	_	0	
7	-	0	
707 - 1	-	0	
<u>-</u> -	-	0	
	_	0	
0	-	0	
I	_	0	
- - -	28	1	
	4	1	
	rotal e	ntries :	= 16

Page Directory Entry (PDE)

PFN = 200

PFN	Valid	
201	1	
202	0	
203	0	
204	1	

PFN	= 201
-----	-------

PFN	Valid	
10	1	
-	0	
-	0	
23	1	

PFN = 202

PFN	Valid	
-	0	
_	0	
-	0	
_	0	

PFN	Valid	
-	0	
-	0	
-	0	
-	0	

PFN	Valid	
-	0	
-	0	
28	1	
4	1	

	PFN	Valid	
007	10	1	* 1
 - -	-	0	
-	-	0	
	23	1	
-)	_	1	
 - -	-	0	
-	_	0	
707	-	0	
	-	0	
 - -	-	0	
	-	0	
	-	0	
I	-	0	
- -	28	1	
	4	1	
7	Total e	ntries -	- 16

IUlai EIIllie5

Page Directory Entry (PDE)

PFN = 200

PFN	Valid	
201	1	
202	0	
203	0	
204	1	

Ρ	FΝ	=	20	1

PFN	Valid	
10	1	
-	0	
-	0	
23	1	

PFN = 202

PFN	Valid	
-	0	
-	0	
-	0	
-	0	

PFN = 203

PFN	Valid	
-	0	
-	0	
-	0	
-	0	
	DEN 004	

PFN	Valid	
-	0	
-	0	
28	1	
4	1	

PFN	Valid	
10	1	
-	0	
-	0	
23	1	
-	1	
-	0	
-	0	
-	0	
-	0	
-	0	
-	0	
-	0	
-	0	
28	1	
4	1	
Total e	ntries :	= 16

Page Directory Entry (PDE)

PFN = 200

PFN	Valid	/
201	1	
202	0	
203	0	
204	1	

PFN = 201

PFN	Valid	
10	1	
-	0	
-	0	
23	1	

PFN = 202

PFN	Valid	
-	0	
-	0	
-	0	
-	0	


PFN = 203


PFN	Valid	
-	0	
-	0	
-	0	
-	0	
	DEN 004	

PFN	Valid	
-	0	
-	0	
28	1	
4	1	

	PFN	Valid	
l I	10	1	
•	-	0	
	-	0	
	23	1	
! !	-	1	
	-	0	
	-	0	
ļ	-	0	
Í	-	0	
	-	0	
	-	0	
	-	0	
	-	0	
	28	1	
	4	1	
T	otal e	ntries =	= 16

202





Valid


0

0

PFN

28

	PFN	Valid	
0	10	1	• •
 - -	-	0	
-	-	0	
	23	1	
- O	-	1	
 - -	-	0	
-	-	0	
202	-	0	
	-	0	
 - -	-	0	
	_	0	
	-	0	
I	_	0	
- -	28	1	
	4	1	
٦	Total e	ntries :	= 16



	PFN = 201	
PFN	Valid	
10	1	
-	0	
-	0	
23	1	
	PFN = 202	
PFN	Valid	


PFN	Valid	
-	0	
-	0	
-	0	
-	0	

PFN	Valid	
-	0	
-	0	
-	0	
-	0	
	PFN = 204	


PFN	Valid	
-	0	
-	0	
28	1	
4	1	


DEN	Vallal	
PFN	Valid	***
10	1	
_	0	
-	0	
23	1	
-	1	
-	0	
-	0	
-	0	
-	0	
_	0	
-	0	
_	0	
-	0	
28	1	
4	1	
Total entries = 16		


202



	PFN	Valid	
7	10	1	• •
 - -	-	0	
-	-	0	
	23	1	
-)	-	1	
 - -	-	0	
-	-	0	
7	-	0	
	-	0	
- -	-	0	
	-	0	
)	-	0	
• •	-	0	
-	28	1	
	4	1	
7	Total e	ntries :	= 16










PFN	Valid	
10	1	• •
-	0	
-	0	
23	1	
-	1	
-	0	
-	0	
-	0	
-	0	
-	0	
-	0	
-	0	
-	0	
28	1	
4	1	
Total entries = 16		

202








Page Directory


Entry (PDE)

PFN = 200

Valid

PFN





PFN = 201


Valid

PFN = 202


PFN


10


23












_			
	PFN	Valid	
	10	1	
	-	0	
	-	0	
	23	1	
	-	1	
	-	0	
	-	0	
	-	0	
	-	0	
	-	0	
	-	0	
	-	0	
	-	0	
	28	1	
	4	1	
T	otal e	ntries =	= 16



_			
	PFN	Valid	
]	10	1	
<u> </u>	-	0	
	-	0	
	23	1	
-)]	-	1	
<u>.</u>	-	0	
	-	0	
]	-	0	
ĺ	-	0	
	-	0	
	-	0	
	-	0	
	-	0	
	28	1	
	4	1	
T	otal e	ntries =	= 16



Page Directory Entry (PDE) PFN = 200**PFN Valid** 201 202 203 204 Total entries = 16 ↘ +4-8

PFN	Valid	
10	1	
-	0	
-	0	
23	1	

PFN = 201

111N - 204				
PFN	Valid			
-	0			
-	0			
28	1			
4	1			

PFN - 204

Multi-level paging allocates memory proportional to requirement

- Multi-level paging allocates memory proportional to requirement
 - Sparse address spaces well supported

- Multi-level paging allocates memory proportional to requirement
 - Sparse address spaces well supported
- Previously, we needed 4 MB contiguous space for PT memory

- Multi-level paging allocates memory proportional to requirement
 - Sparse address spaces well supported
- Previously, we needed 4 MB contiguous space for PT memory
 - Now?

- Multi-level paging allocates memory proportional to requirement
 - Sparse address spaces well supported
- Previously, we needed 4 MB contiguous space for PT memory
 - Now?
 - Can place Page Tables anywhere in memory with multi-level paging...