<u>LAB 07 COD – 210495G – B.A Nipun Viraj</u>

Lab Task

Using a 7 segment LED to show the output of a 4 bit number by choosing which of the segments to output.

Filled Up Table

Output from RCA					Segments to Switch On						
S ₃	S ₂	S ₁	S ₀	Hex. Value	Α	В	С	D	E	F	G
0	0	0	0	0	0	0	0	0	0	0	1
0	0	0	1	1	1	0	0	1	1	1	1
0	0	1	0	2	O	ō	J	0	0	(0
0	0	1	1	3	0	0	0	O	(١	0
0	1	0	0	4	0	0	0	١	- 1	0	D
0	1	0	1	5	Ţ	1	0	0	١	0	0
0	1	1	0	6	1	l	0	0	0	0	0
0	1	1	1	7	(0	0	1	(l	(
1	0	0	0	8	O	O	0	C	G	C	0
1	0	0	1	9	O	0	0	0	- 1	0	0
1	0	1	0	Α	0	0	0	1	0	0	0
1	0	1	1	В	1	1	0	0	0	0	0
1	1	0	0	С	0	(1	0	0	0	1
1	1	0	1	D	(0	O	0	0	Ţ	0
1	1	1	0	E	0	(Ţ	0	0	0	0
1	1	1	1	F	0	ſ	J	1	0	0	0

LUT VHDL File

```
type rom_type is array (0 to is) of std logic vector(0 dow
LUT_16_7.vhd
                                                                                   signal sevenSegment ROM : rom type := (
E:/Xilinx/Projects/Lab7/Lab7.srcs/sources_1/new/LUT_16_7.vhd
                                                                         42
                                                                                   "1000000", -- 0
                                                                         43
                                                                                   "1111001", --1
     ≝ ◆ → ¾ □ □ × // □
                                                                         44
                                                                                    "0100100", --2
22
         library IEEE;
                                                                                   "0110000", --3
                                                                         45
23
         use IEEE.STD LOGIC 1164.ALL;
                                                                                    "0011000", --4
         use ieee.numeric std.all;
24
                                                                                    "0010011", --5
                                                                         47
25
                                                                         48
                                                                                    "0000011", --6
26 €
         -- Uncomment the following library declaration if using
                                                                         49
                                                                                   "1111001", --7
         -- arithmetic functions with Signed or Unsigned values
27
28
         --use IEEE.NUMERIC STD.ALL;
                                                                                    "0000000", --8
                                                                         50
29
                                                                        51
                                                                                    "0010000", --9
30
         -- Uncomment the following library declaration if instantiating
                                                                                    "0001000", -- a
         -- any Xilinx leaf cells in this code.
                                                                        53
                                                                                   "0000011", --b
         --library UNISIM;
32
                                                                                   "1000110", ---
33 🖨
         -- use UNISIM. VComponents.all;
                                                                         54
34
                                                                                    "0100001", --d
                                                                         55
35 €
         entity LUT 16 7 is
                                                                                    "0000110", ---
                                                                        56
             Port ( address : in STD LOGIC VECTOR (3 downto 0);
36
                                                                                   "0001110" -- f
37
                   data : out STD LOGIC VECTOR (6 downto 0));
                                                                         58
                                                                                   ; );
38
         end LUT 16 7;
39 □
         architecture Behavioral of LUT 16 7 is
                                                                         59
                                                                                    begin
         type rom_type is array (0 to 15) of std logic vector(6 downto 0);
40 :
                                                                                    data <= sevenSegment_ROM(to_integer(unsigned(address)));</pre>
         signal sevenSegment ROM : rom type := (
                                                                         61 (-)
                                                                                    end Behavioral;
                                                                         FO 1
```

LUT – TB File

```
49 0
TB_LUT_16_7.vhd
                                                                           50
E:/Xilinx/Projects/Lab7/Lab7.srcs/sim_1/new/TB_LUT_16_7.vhd
                                                                           51 (
                                                                           52 E
     H ← → X □ □ X // Ⅲ Ω
                                                                           53
22
          library IEEE;
                                                                           54 E
23
         use IEEE.STD LOGIC 1164.ALL;
         use ieee.numeric std.all;
24
                                                                           55
25
                                                                           56
26 🖯
         -- Uncomment the following library declaration if using
                                                                           57 A
27
         !-- arithmetic functions with Signed or Unsigned values
         --use IEEE.NUMERIC STD.ALL;
28
                                                                           58
29
                                                                           59 🖨
30
         :-- Uncomment the following library declaration if instantiating
31
         -- any Xilinx leaf cells in this code.
                                                                           60
32
         :--library UNISIM;
                                                                           61 A
33 🖨
         -- use UNISIM. VComponents.all;
34 !
35 ⊖
          entity TB_LUT_16_7 is
36
         !-- Port ();
37 ⊝
         end TB_LUT_16_7;
38
39 ⊖
         architecture Behavioral of TB LUT 16 7 is
40 E
         component LUT_16_7 is Port
         (address : in STD LOGIC VECTOR (3 downto 0);
41 :
42
         data : out STD LOGIC VECTOR (6 downto 0));
43 A
          end component;
44
45
          signal address0:std logic vector(3 downto 0);
46
         signal data0:std logic vector(6 downto 0);
47
48
         begin
49 □
         UUT: LUT 16 7 PORT MAP (
50
          address => address0,
51 A
         data => data0);
```

```
address => address0,

data => data0);

process

begin

for i in 0 to 15 loop

address0 <= std logic vector(to_unsigned(i, address0'length));

wait for 60 ns;


end loop;

wait;

end process;

end Behavioral;
```

<u>LUT – Timing Diagram</u>



AU_7_Seg_ VHDL

```
AU_7_seg.vhd
E:/Xilinx/Projects/Lab7/Lab7.srcs/sources_1/new/AU_7_seg.vhd
22 library IEEE;
23 use IEEE.STD LOGIC 1164.ALL;
24
25 -- Uncomment the following library declaration if using
26 : -- arithmetic functions with Signed or Unsigned values
27 -- use IEEE.NUMERIC STD.ALL;
28 :
29 -- Uncomment the following library declaration if instantiating
30 ! -- any Xilinx leaf cells in this code.
31 -- library UNISIM;
32 -- use UNISIM. VComponents.all;
33 1
34 🖯 entity AU_7_seg is
35 | Port (
36 A : in STD LOGIC VECTOR (3 downto 0);
37 | RegSel : in STD LOGIC;
38 Clk : in STD LOGIC;
39 | S_LED : out STD LOGIC VECTOR (3 downto 0);
40 S_7Seg: out STD LOGIC VECTOR (6 downto 0);
41   Zero : out STD LOGIC;
     Carry : out STD LOGIC);
43 end AU_7_seg;
44 !
45 architecture Behavioral of AU_7_seg is
47 - component AU PORT
48 (A : in STD LOGIC VECTOR (3 downto 0);
49 RegSel : in STD LOGIC;
50 Clk : in STD LOGIC;
51 | S : out STD LOGIC VECTOR (3 downto 0);
52 Zero : out STD LOGIC;
     Carry : out STD LOGIC);
54 end component;
55
56 component LUT_16_7 PORT
57 (address : in STD_LOGIC_VECTOR (3 downto 0);
58 data : out STD LOGIC VECTOR (6 downto 0));
59 end component;
60
61 | signal address0 : STD LOGIC VECTOR(3 DOWNTO 0);
```


```
60 1
61
     signal address0 : STD LOGIC VECTOR(3 DOWNTO 0);
62
63
     begin
64 - AU 0:AU
65
     PORT MAP (
66 :
     A=>A,
     RegSel=>RegSel,
     Clk=>Clk,
     Zero=>Zero,
70 Carry=>Carry);
71 :
72 D LUT_16_7_0:LUT_16_7
73 !
     PORT MAP (
     address => address0,
     data => S 7Seg
76 @ );
77
     S LED <= address0;
79
80 @ end Behavioral;
```

AU_7_Seg_Testbench

```
34 🖨
         entity TB AU 7 Seg is
35
         -- Port ():
36
         end TB AU 7 Seg;
37 !
38 🖨
         architecture Behavioral of TB AU 7 Seg is
39 ⊖
         component AU 7 seg
40
             Port (
41
               A : in STD LOGIC VECTOR (3 downto 0);
               RegSel : in STD LOGIC;
43
               Clk : in STD LOGIC;
               S_LED : out STD LOGIC VECTOR (3 downto 0);
45
               S_7Seg: out STD LOGIC VECTOR (6 downto 0);
46
               Zero : out STD LOGIC;
47
               Carry : out STD LOGIC
48
             );
49 🖯
         end component;
50
51
         signal A : STD LOGIC VECTOR (3 downto 0) := "0000";
52
         signal RegSel : STD LOGIC := '0';
53
         signal Clk : STD LOGIC := '0';
54
55
         signal S_LED : STD_LOGIC_VECTOR (3 downto 0);
         signal S_7Seg : STD LOGIC VECTOR (6 downto 0);
57
         signal Zero : STD LOGIC;
58
         signal Carry : STD LOGIC;
59
60 !
61
             To-bo-bi-be- bb- DITM
```

```
IB_AU_/_Seg.vna
 E:/Xilinx/Projects/Lab7/Lab7.srcs/sim_1/new/TB_AU_7_Seg.vhd
 Q 🕍 🛧 🥕 🔏 📳 🗈 🗙 // 🕮 🔉
               Carry : out STD LOGIC
48
49 🖨
         end component;
50
51
         signal A : STD LOGIC VECTOR (3 downto 0) := "0000";
52
         signal RegSel : STD LOGIC := '0';
         signal Clk : STD LOGIC := '0';
         signal S_LED : STD LOGIC VECTOR (3 downto 0);
         signal S_7Seg : STD LOGIC VECTOR (6 downto 0);
57
         signal Zero : STD LOGIC;
         signal Carry : STD LOGIC;
         :-- Instantiate the DUT
63 🖨
           uut: AU 7 seg port map (
64
             A => A,
             RegSel => RegSel,
66
             Clk => Clk,
             S_LED => S_LED,
             S_7Seg => S_7Seg,
             Zero => Zero,
70
             Carry => Carry
71 🖨
72
73 E
            process begin
74
            Clk <= not (Clk);
75
            wait for 2ns;
76 A
            end process;
78 E
            process begin
            A<="1111";
            wait for 100 ns;
            RegSel<='1';
            A<="0001";
            wait for 80 ns;
           end process;
85 ;
86 🖨
          end Behavioral;
```

AU_7_Seg_Timing Diagram



Conclusion

• We can easily design a lookup table and use it to build a 7 segment LED output.