Lab 9-10 Report

210495G - Nipun Viraj

210450P - Thiwanka Roshen

ASSIGNED TASK

In this lab we designed a 4 – bit processor which can execute 4 instructions (MOVI, ADD, NEG and JZR). The nanoprocessor was built using the following components.

- 4 bit add/sub unit.
- 3 bit Adder
- 3 bit Program Counter (PC).
- k way b bit Multiplexer.
- Register Bank.
- Program ROM.
- Instruction Decoder.

We have created VHDL codes for the key components mentioned above, and we have verified their functionality through simulations. Timing diagrams have been generated for each component, and an XDC VHDL code has been developed.

In the XDC VHDL code, the value of register 7 is connected as an output to three LEDs and a 7-segment display. Additionally, there are two LED indicators, LD14 and LD15, which indicate the zero and overflow flags. When the reset button is pressed, all register values and the program counter are reset to zero.

ASSEMBLY CODE

```
library IEEE;
 use IEEE.STD_LOGIC_1164.ALL;
 use ieee.numeric std.all;
) -- Uncomment the following library declaration if using
  -- arithmetic functions with Signed or Unsigned values
 --use IEEE.NUMERIC STD.ALL;
 -- Uncomment the following library declaration if instantiating
 -- any Xilinx leaf cells in this code.
 --library UNISIM;
) --use UNISIM.VComponents.all;
entity ROM is
     Port ( MemSelect : in STD_LOGIC_VECTOR (2 downto 0);
            InstructBus : out STD LOGIC VECTOR (11 downto 0));
end ROM:
architecture Behavioral of ROM is
      type rom_type is array (0 to 7) of std_logic_vector(11 downto 0);
         signal Assembly_Code : rom_type := (
                      "100010000011", -- Move the value 2(binary 0011) to the register 1.
                      "100100000001", -- Move the value 1 (binary 0011) to the register 2.
                      "010100000000", -- Negate the value in register 2.
                      "001110010000", -- Add the values in register 7 and register 1 and store result in Register 1.
                      "000010100000", -- Add the values in register 1 and register 2 and store result in Register 1.
                      "110010000111", -- Jump if value in register 1 is zero.(if R==0;Pc=7 || else;Pc=Pc+1)
                      "110000000011", -- Jump if value in register 0 is zero.(if R==0;Pc=3 || else;Pc=Pc+1)
                      "110000000111" -- Jump if value in register 0 is zero.(if R==0;Pc=7 || else;Pc=Pc+1)
 begin
     InstructBus <= Assembly_Code(to_integer(unsigned(MemSelect)));</pre>
end Behavioral;
```

VHDL FILES

1. Slow Clock

2. LUT

```
entity LUT is
   Port ( address : in STD LOGIC VECTOR (3 downto 0);
        data : out STD LOGIC VECTOR (6 downto 0));
end LUT;
architecture Behavioral of LUT is
type rom_type is array (0 to 15) of std logic vector(6 downto 0);
   signal sevenSegment_ROM : rom_type := (
       "1111001", -- 1
       "0100100", -- 2
       "0110000", -- 3
       "0011001", -- 4
       "0010010", -- 5
       "0000010", -- 6
       "1111000", -- 7
       "0000000", -- 8
       "0010000", -- 9
       "0001000", -- ā
       "0000011", -- b
       "1000110", -- c
       "0100001", -- d
       "0000110", -- e
       "0001110" -- f
);
begin
   data <= sevenSegment_ROM(to_integer(unsigned(address)));</pre>
end Behavioral;
```

3. Program Counter

```
34 ⊖ entity PC is
35 |
36 |
37 |
          Port ( Reset : in STD_LOGIC;
Clk : in STD_LOGIC;
                  MemorySelect : inout STD_LOGIC_VECTOR (2 downto 0);
JumpAddr : in STD_LOGIC_VECTOR (2 downto 0);
                                                                                       -- If there is a jump instruct:
39
                  JumpFlag : in STD_LOGIC
40 ;
41 \stackrel{.}{\ominus} end PC;
42 : 43 parchitecture Behavioral of PC is
44 Ö
           COMPONENT DFF
           PORT (
D: in STD_LOGIC;
Res: in STD_LOGIC;
Clk: in STD_LOGIC;
45
46
47
48
49
50
              Q : out STD_LOGIC;
Qbar : out STD_LOGIC );
51 🖨
           END COMPONENT;
52 :
53 🖯
           --COMPONENT Slow_Clk
54
           --PORT (
--Clk_in : in STD_LOGIC;
--Clk_out : out STD_LOGIC);
--END COMPONENT;
56 :
57 🖨
58 ÷
           COMPONENT RCA
          CONTENDENT NAME

FORT (
B: in STD_LOGIC_VECTOR (2 downto 0); -- Always this is equals to 001
S: out STD_LOGIC_VECTOR (2 downto 0); -- Next memory address will out
C_out: out STD_LOGIC);
60
61
62
63 :
64 🖨
65
           COMPONENT MUX_2W_3B
         COMPONENT; MUX_2M_3B

PORI (jmp_adrs: in STD_LOGIC_VECTOR (2 downto 0);
    adder_Sbit: in STD_LOGIC_VECTOR (2 downto 0);
    jmp_flag: in STD_LOGIC;
    output: out STD_LOGIC_VECTOR (2 downto 0));

END COMPONENT;
67
68
69
70 :
71 🖨
72 :
73 :
74 :
75 :
           signal D, A: std_logic_vector (2 downto 0);
           --signal Clk_slow : std_logic;
 76
77
             begin
 78 🖨
                   --Slow_Clk0 : Slow_Clk
                  --port map (
 79
 80
                           --Clk_in => Clk,
 81 🖨
                              --Clk_out => Clk_slow );
 82
             DFF0 : DFF
 83 🖨
                  port map (
 84
                            D => D(0),
 85
 86
                            Q => MemorySelect(0),
 87
                              Res => Reset,
 88 🖨
                              Clk => Clk); --Clk_slow );
 89
 90 🖨
              DFF1 : DFF
 91
                    port map (
 92
                            D => D(1),
 93
                              Q => MemorySelect(1),
                              Res => Reset,
 94
                             Clk => Clk); --Clk_slow );
 95 🖨
 96
           DFF2 : DFF
 97 🖨
 98
                    port map (
 99
                             D => D(2),
100
                               Q => MemorySelect(2),
101
                               Res => Reset,
102 🖨
                               Clk => Clk); --Clk_slow );
103
104 🖨
               RCA0 : RCA
105
106
                     port map (
                            B => MemorySelect,
107 🖨
                               S => A );
108
109 🖨
                MUX_2W_3B0 : MUX_2W_3B
110
                     port map (
                               jmp_adrs => JumpAddr,
                                adder_3bit => A,
112 ;
                               jmp_flag => JumpFlag,
113
                               output => D );
114 🖨
115
116
```

end Behavioral;

118

4. ROM

```
library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
 use ieee.numeric_std.all;
\ni -- Uncomment the following library declaration if using
  -- arithmetic functions with Signed or Unsigned values
  --use IEEE.NUMERIC STD.ALL;
  -- Uncomment the following library declaration if instantiating
  -- any Xilinx leaf cells in this code.
  --library UNISIM;
--use UNISIM.VComponents.all;
entity ROM is
     Port ( MemSelect : in STD_LOGIC_VECTOR (2 downto 0);
            InstructBus : out STD_LOGIC_VECTOR (11 downto 0));
architecture Behavioral of ROM is
      type rom_type is array (0 to 7) of std logic vector(11 downto 0);
         signal Assembly_Code : rom_type := (
                      "100010000011", -- Move the value 2(binary 0011) to the register 1.
                      "100100000001", -- Move the value 1(binary 0011) to the register 2.
                      "010100000000", -- Negate the value in register 2.
                      "001110010000", -- Add the values in register 7 and register 1 and store result in Register 1.
                      "000010100000", -- Add the values in register 1 and register 2 and store result in Register 1.
                      "110010000111", -- Jump if value in register 1 is zero.(if R==0;Pc=7 || else;Pc=Pc+1)
                      "11000000011", -- Jump if value in register 0 is zero.(if R==0;Pc=3 || else;Pc=Pc+1)
                      "110000000111" -- Jump if value in register 0 is zero.(if R==0;Pc=7 || else;Pc=Pc+1)
      InstructBus <= Assembly_Code(to_integer(unsigned(MemSelect)));</pre>
end Behavioral;
```

5. Instruction Decoder

```
34 - entity Instruction_Decoder is
35
         Port ( Reg_En : out STD_LOGIC_VECTOR (2 downto 0);
36
                 Load_Select : out STD LOGIC;
37
                 Immediate_Val : out STD_LOGIC_VECTOR (3 downto 0);
38
                 MuxA_Select : out STD_LOGIC_VECTOR (2 downto 0);
39
                MuxB_Select : out STD_LOGIC_VECTOR (2 downto 0);
40
                 AddSub_Select : out STD_LOGIC;
                 JmpFlag : out STD LOGIC;
41
                 JmpAddr : out STD_LOGIC_VECTOR (2 downto 0);
42
                 Instruct_Bus : in STD LOGIC VECTOR (11 downto 0);
43
                JumpCheck : in STD_LOGIC_VECTOR (3 downto 0));
44
45 @ end Instruction Decoder;
46
47 □ architecture Behavioral of Instruction_Decoder is
48
50 🖨
        process(Instruct_Bus, JumpCheck)
51
        begin
52
53
             -- for ADD intruction
54 ⊡
           if Instruct_Bus (11 downto 10) = "00" then
55
                JmpFlag <= '0';
56
57
               MuxA_Select <= Instruct_Bus (9 downto 7);
58
               MuxB_Select <= Instruct_Bus (6 downto 4);
                AddSub_Select <= '0'; -- Here we perform only addition.
59
                 Load_Select <= '0';
60
61
               Reg En <= Instruct Bus (9 downto 7); -- Store the result on Register A
62
63
             -- for NEG intruction
64
            elsif Instruct_Bus (11 downto 10) = "01" then
65
                JmpFlag <= '0';
66
67
                 MuxA_Select <= "000"; -- For get -B we have to set A to zero(i.e. set to Register 0) because adder perform only A+B.
68
                 MuxB_Select <= Instruct_Bus (9 downto 7); -- For get a negative value of a particular number, it can be only done from Mux B
                 AddSub_Select <= '1'; -- Here we perform only subtraction.
69
                 Load_Select <= '0';
70
                Reg_En <= Instruct_Bus (9 downto 7); -- Store the result on Register A
71
72
73
            -- for MOV intruction
74
75
            elsif Instruct_Bus (11 downto 10) = "10" then
               JmpFlag <= '0';
76
                MuxA Select <= "000";
77
               MuxB_Select <= "000";
78
79
                Immediate_Val <= Instruct_Bus (3 downto 0);</pre>
80
                Reg_En <= Instruct_Bus (9 downto 7);</pre>
81
                Load_Select <= '1'; -- Select IMMEDIATE VALUE port via
82
83
             -- for JMP intruction
84
85
               MuxB Select <= "000";
                Immediate_Val <= "0000";</pre>
86
                Load_Select <= 'l';
87
88
               Reg En <= "000";
89
90
               MuxA_Select <= Instruct_Bus (9 downto 7);
91 🖯
               if JumpCheck = "0000" then
                   JmpAddr <= Instruct_Bus (2 downto 0);
92
93
                    JmpFlag <= '1';
95
                   JmpFlag <= '0';
               end if;
96 🖨
            end if:
97 A
        end process;
98 🖹
100 end Behavioral;
```

6. Mux 2 way 4 bit

```
entity MUX_2W_4B is
    Port ( AddSub : in STD LOGIC VECTOR (3 downto 0);
           Immediate_Val : in STD LOGIC VECTOR (3 downto 0);
           Load Select : in STD LOGIC;
           output : out STD LOGIC VECTOR (3 downto 0));
end MUX 2W 4B;
architecture Behavioral of MUX_2W_4B is
COMPONENT MUX 2 1
PORT ( D : in STD LOGIC VECTOR (1 downto 0);
       S : in STD LOGIC;
       Y : out STD_LOGIC);
END COMPONENT;
begin
Mux_0: MUX_2_1 port map(
    D(1) \Rightarrow AddSub(0),
    D(0) => Immediate Val(0),
    S => Load_Select,
    Y => output(0)
);
Mux_1: MUX_2_1 port map(
    D(1) \Rightarrow AddSub(1),
    D(0) => Immediate_Val(1),
    S => Load_Select,
    Y => output(1)
);
Mux_2: MUX_2_1 port map(
    D(1) \Rightarrow AddSub(2),
D(0) => Immediate_Val(2),
    S => Load Select,
    Y => output(2)
);
Mux_3: MUX_2_1 port map(
    D(1) \Rightarrow AddSub(3),
    D(0) => Immediate_Val(3),
    S => Load_Select,
    Y => output(3)
); end Behavioral;
```

7. Mux 0 (Subfile of Mux 2 way 4 bit)

```
entity MUX_2_1 is
    Port ( D : in STD_LOGIC_VECTOR (1 downto 0);
        S : in STD_LOGIC;
        Y : out STD_LOGIC);
end MUX_2_1;

architecture Behavioral of MUX_2_1 is
Signal NOT_S : std_logic;

begin
    NOT_S <= NOT(S);

    Y <= (D(1) AND NOT_S) OR (D(0) AND S);
end Behavioral;</pre>
```

8. Add Sub Unit

```
21 :
22 library IEEE;
23 use IEEE.STD LOGIC 1164.ALL;
24
25 - Uncomment the following library declaration if using
26 :
    -- arithmetic functions with Signed or Unsigned values
27 -- use IEEE.NUMERIC_STD.ALL;
28 :
29 -- Uncomment the following library declaration if instantiating
30 : -- any Xilinx leaf cells in this code.
31 -- library UNISIM;
32 -- use UNISIM. VComponents.all;
33
34 🖨 entity ADD SUB is
35 ;
      Port ( A : in STD LOGIC VECTOR (3 downto 0);
36
                B : in STD_LOGIC_VECTOR (3 downto 0);
37
               S : inout STD LOGIC VECTOR (3 downto 0);
38
               AddSubSelect : in STD LOGIC;
               Zero : out STD LOGIC;
40 :
               Overflow : out STD LOGIC);
41 end ADD_SUB;
42 :
43 - architecture Behavioral of ADD SUB is
44
45 ⊖
      COMPONENT FA
46
          PORT (A, B, C_in : IN STD LOGIC;
47 :
                S,C_out : OUT STD LOGIC);
48 🖨
                end component;
49 ;
50
           SIGNAL CO, Cl, C2, C3, Z:
51
           STD LOGIC;
52
            SIGNAL Q, Stemp: STD_LOGIC_VECTOR(3 downto 0);
53
54 begin
55
       Q(0) <= AddSubSelect XOR B(0);
       Q(1) <= AddSubSelect XOR B(1);
57
       Q(2) <= AddSubSelect XOR B(2);
58 ;
        Q(3) <= AddSubSelect XOR B(3);
59
60 🖨
        FA0:FA
61
          PORT MAP (
                A=>A(0),
```

```
FA0:FA
   PORT MAP (
      A=>A(0),
       B=>Q(0),
       C_in=>AddSubSelect,
       S=>Stemp(0),
       C_out=>C0);
FA1:FA
   PORT MAP (
       A=>A(1),
       B=>Q(1),
      C_in=>C0,
       S=>Stemp(1),
       C_out=>C1);
FA2 :FA
   PORT MAP (
      A=>A(2),
       B=>Q(2),
       C_in=>C1,
       S=>Stemp(2),
       C_out=>C2);
FA3 :FA
   PORT MAP (
       A=>A(3),
       B=>Q(3),
       C_{in}=>C2,
       S=>Stemp(3),
       C_out=>C3);
S<=Stemp;
Z<=C3 XOR C2;
Overflow<=Z;
Zero<=NOT(Stemp(0) OR Stemp(1) OR Stemp(2) OR Stemp(3) OR Z);
end Behavioral;
```

9. Mux 8Way 4 Bit

```
entity MUX 8W 4B is
     Port ( reg0 : in STD LOGIC VECTOR (3 downto 0);
             regl : in STD LOGIC VECTOR (3 downto 0);
             reg2 : in STD LOGIC VECTOR (3 downto 0);
             reg3 : in STD LOGIC VECTOR (3 downto 0);
             reg4 : in STD LOGIC VECTOR (3 downto 0);
             reg5 : in STD LOGIC VECTOR (3 downto 0);
             reg6 : in STD LOGIC VECTOR (3 downto 0);
             reg7 : in STD LOGIC VECTOR (3 downto 0);
             Reg select : in STD LOGIC VECTOR (2 downto 0);
             output : out STD LOGIC VECTOR (3 downto 0));
 end MUX_8W_4B;
 architecture Behavioral of MUX 8W 4B is
 begin
     process(reg0, reg1, reg2, reg3, reg4, reg5, reg6, reg7, Reg_select)
         case (Reg select) is
             when "000" =>
                 output <= reg0;
             when "001" =>
               output <= regl;
             when "010" =>
               output <= reg2;
             when "011" =>
                output <= reg3;
             when "100" =>
                output <= reg4;
             when "101" =>
                output <= reg5;
             when "110" =>
                output <= reg6;
             when "111" =>
               output <= reg7;
             when others =>
               output <= "0000"; -- For handle any undefined cases
         end case;
     end process;
end Behavioral;
```

10. Register Bank

```
34 - entity Reg Bank is
        Port ( D_input : in STD_LOGIC_VECTOR (3 downto 0);
36
              Reg_En : in STD LOGIC_VECTOR (2 downto 0);
37
              Clock : in STD LOGIC;
38
              Reset : in STD LOGIC;
39
             D_out0 : out STD LOGIC VECTOR (3 downto 0);
40 :
             D_outl : out STD LOGIC VECTOR (3 downto 0);
41
             D_out2 : out STD_LOGIC_VECTOR (3 downto 0);
42 ;
             D_out3 : out STD LOGIC VECTOR (3 downto 0);
43
             D_out4 : out STD LOGIC VECTOR (3 downto 0);
44
              D_out5 : out STD_LOGIC_VECTOR (3 downto 0);
              D_out6 : out STD LOGIC VECTOR (3 downto 0);
45
46
              D_out7 : out STD LOGIC VECTOR (3 downto 0));
47 end Reg_Bank;
48
49 - architecture Behavioral of Reg_Bank is
50
51 ⊖
      component Dec 3 8 is
        Port ( I : in STD LOGIC VECTOR (2 downto 0);
53
                 EN : in STD LOGIC;
54 !
                  Y : out STD LOGIC VECTOR (7 downto 0));
55 🖨
       end component;
56 ;
       component REG is
57 E
58 ;
           Port ( D : in STD LOGIC VECTOR (3 downto 0);
59 :
                  En : in STD LOGIC;
60 !
                 Clk : in STD LOGIC;
61 :
                 Reset : in STD LOGIC;
                 Q : out STD_LOGIC_VECTOR (3 downto 0));
62
63 🖨
       end component;
64
65
   signal y : STD LOGIC VECTOR (7 downto 0);
66
67 begin
68 ⊟
      decoder : Dec_3_8
69
      port map (
          I => Reg En,
70 !
71
          En => '1',
72 🖨
          Y => Y );
73
74 🖨
       Reg0 : REG
      port map (
75 :
76
          D => "0000",
```

```
76
             D => "0000",
 77 :
              En => y(0),
 78
              Clk => Clock,
 79 :
              Reset => Reset,
 80 🖨
              Q => D_out0 );
 81
 82 🖯
         Regl : REG
 83
         port map (
 84
             D => D_input,
 85
             En \Rightarrow y(1),
 86
              Clk => Clock,
 87
              Reset => Reset,
 88 🖨
             Q => D_outl );
 89 :
 90 🖨
          Reg2 : REG
 91
           port map (
 92
             D => D input,
 93
             En \Rightarrow y(2),
 94
              Clk => Clock,
 95
             Reset => Reset,
 96 🗀
             Q => D_out2 );
 97
98 🖯
          Reg3 : REG
99
           port map (
            D => D_input,
100 :
101
             En => y(3),
102
             Clk => Clock,
103
              Reset => Reset,
104 🖨
              Q => D_out3 );
105
106 🖨
          Reg4 : REG
107 :
           port map (
108
             D => D input,
109
             En \Rightarrow y(4),
110
              Clk => Clock,
111
              Reset => Reset,
112 🗀
              Q => D_out4 );
113
114 🖯
          Reg5 : REG
115
           port map (
116
            D => D input,
117
             En \Rightarrow y(5),
118
              Clk => Clock,
```

```
113
      Reg5 : REG
114 🖯
115
         port map (
          D => D_input,
En => y(5),
116
117
118
           Clk => Clock,
           Reset => Reset,
Q => D_out5 );
119
120 🖨
121 ;
122 🖯
         Reg6 : REG
123
         port map (
         D => D_input,
En => y(6),
124
125
           Clk => Clock,
126 :
127
           Reset => Reset,
128 🖨
           Q => D_out6 );
129
130 🖨
        Reg7 : REG
131
         port map (
          D => D_input,
En => y(7),
133 ;
134
           Clk => Clock,
135 !
           Reset => Reset,
136 🖨
            Q => D_out7 );
137
138 @ end Behavioral;
139
```

11. Register Bank (3 to 8 Decoder)

```
entity Dec_3_8 is
    Port ( I : in STD_LOGIC_VECTOR (2 downto 0);
           EN : in STD LOGIC;
           Y : out STD LOGIC VECTOR (7 downto 0));
end Dec_3_8;
architecture Behavioral of Dec_3_8 is
Component Dec_2_4
port (I:in std logic vector(1 downto 0);
     EN: in std logic;
     Y:out std logic vector (3 downto 0));
end component;
signal z1, z2 : std logic;
signal 11,12 : std logic vector(1 downto 0);
signal ml, m2 : std_logic_vector(3 downto 0);
begin
Dec_2_4_0:Dec_2_4 port map(
    I =>11,
   EN =>z1,
   Y => ml
Dec 2 4 1: Dec 2 4 port map (
    I =>12,
   EN=>z2,
    Y=>m2
11 <= I(1 downto 0);
12<= I(1 downto 0);
z1 <= EN and not I(2);
z2 <= EN and I(2);
Y(3 downto 0) <= ml;
Y(7 downto 4) <= m2;
end Behavioral;
```

12. Register Bank (2 to 4 Decoder)

13. Register Bank (Register)

```
entity REG is
     Port ( D : in STD LOGIC VECTOR (3 downto 0);
           En : in STD LOGIC;
           Clk : in STD LOGIC;
            Reset : in STD_LOGIC; -- add reset pin for reset output
            Q : out STD LOGIC VECTOR (3 downto 0));
end REG;
architecture Behavioral of REG is
 begin
   process(Clk) begin
    if (Reset = '1') then
         Q <= (others => '0');
     elsif (rising edge(Clk)) then
        if En = 'l' then
             Q <= D;
        end if;
    end if;
     end process;
end Behavioral;
```

14. NanoProcessor (Main Code)

```
22 | library IEEE;
    use IEEE.STD LOGIC 1164.ALL;
23 ;
24
25 □ -- Uncomment the following library declaration if using
26 -- arithmetic functions with Signed or Unsigned values
   --use IEEE.NUMERIC STD.ALL;
28
29 -- Uncomment the following library declaration if instantiating
30 !
    -- any Xilinx leaf cells in this code.
31 -- library UNISIM;
32 -- use UNISIM. VComponents.all;
33
34 🖯 entity NanoProcessor is
35 Port ( Reset : in STD LOGIC;
              clk : in STD LOGIC;
36
               Zero LED : out STD LOGIC;
38
              Overflow LED : out STD LOGIC;
39 !
              LEDO : out STD LOGIC;
40
               LED1 : out STD LOGIC;
41 :
              LED2 : out STD LOGIC;
              LED3 : out STD LOGIC;
42 1
43
               Anode : out STD LOGIC VECTOR (3 downto 0);
44
               S_7Seg : out STD LOGIC VECTOR (6 downto 0)
45
46
        );
47 end NanoProcessor;
49 - architecture Behavioral of NanoProcessor is
51 - component Reg_Bank is
       Port ( D_input : in STD LOGIC VECTOR (3 downto 0);
               Reg En : in STD LOGIC VECTOR (2 downto 0);
               Clock : in STD LOGIC;
54
               Reset : in STD LOGIC;
               D_out0 : out STD LOGIC VECTOR (3 downto 0);
56
57
              D_outl : out STD LOGIC VECTOR (3 downto 0);
              D_out2 : out STD LOGIC VECTOR (3 downto 0);
59
               D_out3 : out STD LOGIC VECTOR (3 downto 0);
               D_out4 : out STD_LOGIC_VECTOR (3 downto 0);
60
61
               D out5 : out STD LOGIC VECTOR (3 downto 0);
62
                D out6 : out STD LOGIC VECTOR (3 downto 0);
                D_out7 : out STD LOGIC VECTOR (3 downto 0));
64 end component;
```

```
64 end component;
 65 !
 66 component MUX 8W 4B is
       Port ( reg0 : in STD LOGIC VECTOR (3 downto 0);
 68
                 regl : in STD LOGIC VECTOR (3 downto 0);
 69
                 reg2 : in STD LOGIC VECTOR (3 downto 0);
 70 :
                 reg3 : in STD LOGIC VECTOR (3 downto 0);
 71
                 reg4 : in STD LOGIC VECTOR (3 downto 0);
 72
                 reg5 : in STD LOGIC VECTOR (3 downto 0);
 73
                 reg6 : in STD LOGIC VECTOR (3 downto 0);
 74
                 reg7 : in STD LOGIC VECTOR (3 downto 0);
 75
                 Reg select : in STD LOGIC VECTOR (2 downto 0);
                 output : out STD LOGIC VECTOR (3 downto 0));
 76
 77 end component;
 79 - component ADD_SUB is
 80 Port ( A : in STD LOGIC VECTOR (3 downto 0);
                B : in STD LOGIC VECTOR (3 downto 0);
 81 5
 82
                S : inout STD LOGIC VECTOR (3 downto 0);
 83
                AddSubSelect : in STD LOGIC;
                Zero : out STD LOGIC;
                Overflow : out STD LOGIC);
86 end component;
 88 - component Instruction Decoder is
 89 Port ( Reg En : out STD LOGIC VECTOR (2 downto 0);
                Load Select : out STD LOGIC;
 91
                Immediate Val : out STD LOGIC VECTOR (3 downto 0);
 92
                MuxA Select : out STD LOGIC VECTOR (2 downto 0);
                MuxB Select : out STD LOGIC VECTOR (2 downto 0);
 93 !
 94
                AddSub Select : out STD LOGIC;
                JmpFlag : out STD LOGIC;
                JmpAddr : out STD LOGIC VECTOR (2 downto 0);
                Instruct Bus : in STD LOGIC VECTOR (11 downto 0);
                JumpCheck : in STD LOGIC VECTOR (3 downto 0));
99 end component;
100 :
101 - component ROM is
102 Port ( MemSelect : in STD_LOGIC_VECTOR (2 downto 0);
103
                InstructBus : out STD LOGIC VECTOR (11 downto 0));
104 end component;
105
106 Component PC is
```

```
106 🖨 component PC is
                  Port ( Reset : in STD_LOGIC;
107
108
                                Clk : in STD_LOGIC;
                            MemorySelect: inout STD_LOGIC VECTOR (2 downto 0);
JumpAddr: in STD_LOGIC VECTOR (2 downto 0);
JumpFlag: in STD_LOGIC);
109
110
                                                                                                                                            -- If there is a jump instruction, PC set MemorrySelect as the
112 end component;
114 🖯 component MUX_2W_4B is
                  Port ( AddSub : in STD_LOGIC_VECTOR (3 downto 0);
115
                       Immediate Val : in STD LOGIC VECTOR (3 downto 0);
Load Select : in STD LOGIC;
116
                                output : out STD_LOGIC_VECTOR (3 downto 0));
119 🖨 end component;
121 component Slow_Clk
122
              Port ( Clk_in : in STD_LOGIC;
Clk_out : out STD_LOGIC );
123
124 🖨 end component;
125
                  Port ( address : in STD_LOGIC_VECTOR (3 downto 0);
                               data : out STD_LOGIC_VECTOR (6 downto 0));
128
130
131
           signal Clk_slow : std_logic;
           signal Memory_Select: std logic_vector (2 downto 0); -- from program counter to program ROM signal Jump_Address: std_logic_vector (2 downto 0); -- from instruction decoder to program counter signal Jump_Flag: std_logic; -- from instruction decoder to program counter
132
135
            signal I : std logic vector (11 downto 0); -- from program ROM to instruction decoder
           signal 1: std_logic vector (II downto 0); -- from program Row to instruction decoder signal Register Enable: std_logic_vector (2 downto 0); -- from instruction decoder to Register Bank signal Load_Select: std_logic; -- from instruction decoder to Mux_2way_4bit
136
           signal Mux A Select: std logic vector (2 downto 0); -- from instruction decoder to Mux 2vay 4bit signal Mux A Select: std logic vector (2 downto 0); -- from instruction decoder to Mux 2vay 4bit (A) signal Mux B Select: std logic vector (2 downto 0); -- from instruction decoder to Mux 2vay 4bit (B)
138
139
140
           signal AND_SUB_Select: std_logic; -- from instruction decoder to Add Sub_Abit by Signal AND_SUB_Select: std_logic; -- from instruction decoder to Add Sub_Abit by Signal Mux_A: std_logic_vector (3 downto 0); -- from Mux_Sway_Abit(A) to Add_Sub_Abit / from instruction decoder to Mux_Sway_Abit(A) output signal Mux_B: std_logic_vector (3 downto 0); -- from Mux_Sway_Abit(B) to Add_Sub_Abit to Mux_Sway_Abit (A) output signal Add_Sub_Result: std_logic_vector (3 downto 0); -- from Add_Sub_Abit to Mux_Sway_Abit to Mux_Sway_Abit signal Register_Input: std_logic_vector (3 downto 0); -- from Mux_Sway_Abit to Register_Bank
141
143
144 !
146 signal RO: std logic vector (3 downto 0); -- from RO to Mux 8way 4bit
147 signal Rl: std_logic_vector (3 downto 0); -- from RI to Mux 8way 4bit
148 | signal R2 : std logic vector (3 downto 0); -- from R2 to Mux 8vay 4bit
```

```
signal R1: std_logic_vector (3 downto 0); -- from R1 to Mux_8way_4bit signal R2: std_logic_vector (3 downto 0); -- from R2 to Mux_8way_4bit signal R3: std_logic_vector (3 downto 0); -- from R3 to Mux_8way_4bit signal R4: std_logic_vector (3 downto 0); -- from R4 to Mux_8way_4bit signal R5: std_logic_vector (3 downto 0); -- from R5 to Mux_8way_4bit signal R6: std_logic_vector (3 downto 0); -- from R6 to Mux_8way_4bit signal R6: std_logic_vector (3 downto 0); -- from R6 to Mux_8way_4bit
148
149
150
152
153
       signal R7 : std_logic vector (3 downto 0); -- from R7 to Mux 8way 4bit
154
155
      signal S_7s : STD_LOGIC VECTOR (6 downto 0) := "00000000";
156
      signal clk_7seg : STD_LOGIC;
157    signal selected_7seg : integer := 0;
158
159 begin
160
161 - Slow Clock : Slow Clk
162 | port map (
163 Clk_in => clk,
164
           Clk out => Clk slow
165 🗎 );
167 UT_0 : LUT
168 port map (
169 address => R7,
170
            data => S_7s
171 🗀 );
172
173 PC_0 : PC
174 | port map (
175
         Reset => Reset,
176
             Clk => Clk_slow,
           MemorySelect => Memory_Select,
177
178
             JumpAddr => Jump_Address,
179
             JumpFlag => Jump_Flag
180 ( );
181
183 | port map (
       MemSelect => Memory_Select,
184
185
             InstructBus => I
186 🗀 );
187
188 - Instruction_Decoder0 : Instruction_Decoder
189 port map (
```

```
186 ⊕ );
187 ;
188 - Instruction Decoder0 : Instruction Decoder
189 | port map (
190
        Reg En => Register Enable,
191 '
        Load Select => Load Select,
192
         Immediate_Val => Immediate_Value,
193
        MuxA Select => Mux A Select,
        MuxB_Select => Mux_B_Select,
194
195
        AddSub Select => ADD SUB Select,
196 !
        JmpFlag => Jump Flag,
        JmpAddr => Jump_Address,
197
198 !
        Instruct Bus => I,
199
         JumpCheck => Mux A
200 ( );
201
202 Mux_2way_4bit0 : Mux_2W_4B
203 ; port map (
        AddSub => Add Sub Result,
204
205 !
        Immediate Val => Immediate Value,
206
        Load Select => Load Select,
207
        output => Register Input
208 ( );
209
210 - ADD SUB Unit : Add Sub
211 port map (
212 !
       A => Mux A,
213 :
        B => Mux B,
214
        S => Add_Sub_Result,
215 ;
        AddSubSelect => ADD SUB Select,
216
        Zero => Zero LED,
217 !
        Overflow => Overflow LED
218 🖨 );
219
220 - MuxA : MUX 8W 4B
221 port map (
222 !
       req0 => R0,
223
        regl => R1,
224 !
        reg2 => R2,
225
        reg3 => R3,
226 :
        reg4 => R4,
227 :
        reg5 => R5,
228
        reg6 => R6,
```

```
228
         reg6 => R6,
229
         reg7 => R7,
230
         Reg_select => Mux_A_Select,
231
         output => Mux_A
232 🗎 );
233
234 - MuxB : MUX_8W_4B
235 port map (
236
       reg0 => R0,
237
        regl => R1,
238
        reg2 => R2,
239
       reg3 => R3,
240
        reg4 => R4,
241
        reg5 => R5,
242
        reg6 => R6,
243
        reg7 => R7,
244
        Reg_select => Mux_B_Select,
245 !
         output => Mux_B
246 🗎 );
247
248 - RegisterBank : Reg_Bank
249 port map (
250
        D_input => Register_Input,
251
         Reg En => Register Enable,
252 !
         Clock => Clk_slow,
         Reset => Reset,
253
254
        D out0 => R0,
255
         D out1 => R1,
256
        D out2 => R2,
        D out3 => R3,
257
258
        D out4 => R4,
259 :
        D out5 => R5,
260
         D out6 => R6,
261
         D out7 => R7
262 ( );
263
264 | LEDO <= R7(0);
265 LED1 <= R7(1);
266 ; LED2 <= R7(2);
267 LED3 <= R7(3);
268
269 process(clk_7seg)
270 begin
```


```
243 reg7 => R7,
244 !
        Reg select => Mux B Select,
245
        output => Mux B
246 @ );
247
248 @ RegisterBank : Reg Bank
249 | port map (
        D input => Register Input,
250
251 :
        Reg En => Register Enable,
252
        Clock => Clk slow,
253 !
        Reset => Reset,
254
        D out0 => R0,
255
        D out1 => R1,
256
        D_out2 => R2,
257
        D out3 => R3,
258
        D out4 => R4,
259
        D out5 => R5,
260
        D_out6 => R6,
261
         D out7 => R7
262 (-);
263
264 LED0 <= R7(0);
265 ! LED1 <= R7(1);
266 : LED2 <= R7(2);
267 LED3 <= R7(3);
268
269 process(clk_7seg)
270 begin
271
       --if(selected 7seg = 0) then
272 ;
            Anode <= "1110";
273
            S 7Seg <= S 7s;
274 🗇
         --elsif ( selected 7seg = 1 ) then
275
            --Anode <= "1101";
276
            --if(c = '0') then
                --S 7seg <= "0000001";
277 :
278
            --else
               --S 7seg <= "1001111";
279 :
280
            --end if;
281 -- end if;
282 A end process;
283
284 end Behavioral;
285
```

3. TIMING DIAGRAMS


1. NanoProcessor




2. AddSub Unit




3. Program Counter




4. Mux 8 Way 4 Bit



5. Register Bank Sim



6. ROM



7. CONCLUSIONS

In this lab, we designed a nanoprocessor which was capable of doing 4 instructions MOVE, ADD, NEGATE & JUMP. For the processor, we had to build basic components including developing arithmetic unit, instruction decoder and multiplexers. By connecting all registers and all other components in their respective ways, we were able to verify the functionality using the Basys3 board as well. Overall the lab helped us learn a lot about planning and doing a project with good teamwork and time management.

8. CONTRIBUTION & TIME MANAGEMENT

InNipun Viraj → Creating basic components including all Muxes, Registers, Main Nanoprocessor file (halfway), TB files and Testing and Debugging. (19 hours)

Thiwanka Roshen → Instruction Decoder, Register Bank, Main Nanoprocessor file (halfway), ADD_SUB, Programmable ROM, 7 Seg Display (23 hours)