# LAB 3 - ADDER

B.A Nipun Viraj


210495G

# 1. LAB TASK ASSIGNED


We were assigned to use Vivado Software to design a circuit as a half-bit adder, full bit adder and a ripple adder. Using appropriate inputs, a design file, a constraint file and a simulation file, we had to complete the circuit design.

# 2. TRUTH TABLES & SIMPLIFIED BOOLEAN EXPRESSION

## 1. HALF ADDER



# 2. **FULL ADDER**



# 3. VHDL FILES

#### 1. HA

```
Project Summary x HA.vhd x TB_HA.vhd x Basys3Labs.xdc x FA.vhd x TB_FA.vhd x IP Catalog x
                                                                                                                                                                                                                                                                             ×
C:/Users/workshop/Lab 3/Lab 3.srcs/sources_1/new/HA.vhd
 \mathsf{Q}_{1} \mid \underline{\mathsf{H}}_{1} \mid 4 \wedge \mathsf{H}_{2} \mid \mathsf{X}_{1} \mid \underline{\mathsf{H}}_{2} \mid \mathsf{X}_{1} \mid \mathsf{H}_{3} \mid \mathsf{Y}_{1} \mid \mathsf{H}_{4} \mid \mathsf{Q}_{2}
                                                                                                                                                                                                                                                                             Ф
                                                                                                                                                                                                                                                                              ^
22 library IEEE;
23 use IEEE.STD_LOGIC_1164.ALL;
 25 \ominus -- Uncomment the following library declaration if using
26 -- arithmetic functions with Signed or Unsigned values
27 --use IEEE.NUMERIC_STD.ALL;
28 - Uncomment the following library declaration if instantiating
30 - any Xilinx leaf cells in this code.
31 --library UNISIM;
32 - --use UNISIM. VComponents.all;
            Port (A: in STD_LOGIC;
B: in STD_LOGIC;
S: out STD_LOGIC;
C: out STD_LOGIC);
 39 end HA;
40 architecture Behavioral of HA is
44
45
        S <= A XOR B;
        C <= A AND B:
         end Behavioral;
```

# 2.TB\_HA

```
PROJECT SAMONDAY NAMED NOT THE MANNEY TRANSLADURE NOT THE FAMON NOT THE
```

#### 3. FA

```
| No. | No.
```

#### 4. TB FA

```
PROJECT MANAGER - Lab 3
      Project Summary x HA.vhd x TB_HA.vhd* x Basys3Labs.xdc x FA.vhd x TB_FA.vhd x IP Catalog x
      C:/Users/workshop/Lab 3/Lab 3.srcs/sim_1/new/TB_FA.vhd
      Q \mid \square \mid \leftarrow \mid \Rightarrow \mid X \mid \square \mid \square \mid X \mid // \mid \square \mid Q \mid
 Source File Properties
     19 🖒 -----
     21
22
           library IEEE;
      use IEEE.STD_LOGIC_1164.ALL;
      24
     25 ♥ -- Uncomment the following library declaration if using
      26
          -- arithmetic functions with Signed or Unsigned values -- use IEEE.NUMERIC_STD.ALL;
           -- Uncomment the following library declaration if instantiating
      30
          -- any Xilinx leaf cells in this code.
--library UNISIM;
     32 --use UNISIM.VComponents.all;
     34 entity TB_FA is
     35 -- Port ().
36 - end TB_FA;
     38  architecture Behavioral of TB_FA is
     40 🖨 COMPONENT FA
     41 PORT(A, B, C_in : IN STD_LOGIC;
42 S, C_out: OUT STD_LOGIC);
     43 END COMPONENT;
      44
            SIGNAL i0, i1, i2 : std_logic;
SIGNAL o1, o2 : std_logic;
     46
      47 begin
     49 UUT: FA PORT MAP(
     50 A => i0,
     51 B => i1,
    52 C_in => i2,
53 S => o1,
54 C_out => o2
     55 🖨 );
     56
    57 🖯 process
     58 begin
    59 i0 <= '0';
60 i1 <= '0';
     61 i2 <= '0';
     62 WAIT FOR 100 ns;
     63
           i2 <= '1';
     64 WAIT FOR 100 ns;
     65 | i1 <= '1';
     66 i2 <= '0';
67 WAIT FOR 100 ns;
     68 i 12 <= '1';
     69
           WAIT FOR 100 ns;
          i0 <= '1';
     70 :
     71 i1 <= '0';
           i2 <= '0';
     72
     73
           WAIT FOR 100 ns;
     74 i2 <= '1';
     75 WAIT FOR 100 ns;
     76
           i1 <= '1';
     77
           i2 <= '0';
     78 WAIT FOR 100 ns;
     79
           i2 <= '1';
     80 WAIT;
     81 end process;
     82
     8.3
     84 \widehat{-} end Behavioral;
     85
     86
```

#### 5. TB\_RCA\_4


```
library IEEE;
 use IEEE.STD LOGIC 1164.ALL;
) -- Uncomment the following library declaration if using
  -- arithmetic functions with Signed or Unsigned values
  --use IEEE.NUMERIC STD.ALL;
  -- Uncomment the following library declaration if instantiating
 -- any Xilinx leaf cells in this code.
  --library UNISIM;
) --use UNISIM.VComponents.all;
entity TB 4 RCA is
 -- Port ();
end TB_4_RCA;
) architecture Behavioral of TB_4_RCA is
COMPONENT RCA 4
  PORT( A0,A1,A2,A3,B0,B1,B2,B3,C_in : IN STD_LOGIC;
       S0,S1,S2,S3,C_out : OUT STD_LOGIC);
END COMPONENT;
 SIGNAL g0, g1, g2,g3,h0,h1,h2,h3,i0 : std logic;
 SIGNAL 00,01,02,03,04 : std logic;
 begin
 UUT: RCA 4 PORT MAP (
 A0 => g0,
 A1 => g1,
 A2 => g2,
 A3 => g3,
 B0=>h0,
 B1 => h1,
 B2=>h2,
 B3=>h3,
 C_in=>i0,
 S0=>00,
 S1=>01,
 S2=>02,
 S3=>03,
 C out => 04
  );
  process
    g0 <= '0'; -- set initial values
    gl <= '0';
    g2 <= '1';
    g3 <= '1';
    h0 <= '0';
    h1 <= '0';
    h2 <= '1';
    h3 <= '1';
    i0 <= '0';
```

```
h2 <= '1';
h3 <= '1';
i0 <= '0';
WAIT FOR 100 ns; -- after 100 ns change inputs
g0 <= '0'; -- set initial values
gl <= '0';
g2 <= '1';
g3 <= '1';
h0 <= '1';
h1 <= '1';
h2 <= '1';
h3 <= '1';
i0 <= '0';
WAIT FOR 100 ns; --change again
g0 <= '0'; -- set initial values
gl <= '1';
g2 <= '0';
g3 <= '1';
h0 <= '1';
h1 <= '0';
h2 <= '1';
h3 <= '1';
i0 <= '0';
WAIT FOR 100 ns; --change again
```


```
i0 <= '0';
WAIT FOR 100 ns; --change again
g0 <= '0'; -- set initial values
gl <= '0';
g2 <= '1';
g3 <= '1';
h0 <= '1';
h1 <= '0';
h2 <= '1';
h3 <= '1';
i0 <= '1';
WAIT FOR 100 ns; --change again
g0 <= '0'; -- set initial values
gl <= '1';
g2 <= '1';
g3 <= '1';
h0 <= '1';
h1 <= '1';
h2 <= '1';
h3 <= '1';
i0 <= '1';
WAIT FOR 100 ns; --change again
g0 <= '1'; -- set initial values
gl <= '1';
g2 <= '1';
g3 <= '1';
h0 <= '1';
h1 <= '0';
h2 <= '0';
h3 <= '1';
i0 <= '1';
WAIT FOR 100 ns; --change again
```

```
i0 <= '1';
  WAIT FOR 100 ns; --change again
  g0 <= '1'; -- set initial values
  gl <= '1';
  g2 <= '0';
  g3 <= '0';
  h0 <= '0';
  h1 <= '0';
  h2 <= '0';
  h3 <= '0';
  i0 <= '0';
  WAIT FOR 100 ns; --change again
  g0 <= '1'; -- set initial values
  gl <= '1';
  g2 <= '0';
  g3 <= '0';
 h0 <= '1';
 h1 <= '1';
  h2 <= '0';
  h3 <= '0';
i0 <= '0';
 WAIT; -- will wait forever
end process;
```


# 4. TIMING DIAGRAMS



HA TIMING DIAGRAM



# **FA TIMING DIAGRAM**



# RCA TIMING DIAGRAM

### **CONCLUSION**

We can integrate many similar circuits into a main circuit and improve their performance to much larger tasks. (Like the half adder was developed to full adder and full adder was developed to ripple adder which can add any 4-bit number).