# LAB 06 COMPUTER ORGANISATION & DIGITAL DESIGN

210495G Nipun Viraj

## VHDL Codes (AU)

```
37
38 @ entity AU is
                                                                           B2 : in STD LOGIC;
39
         Port ( A : in STD LOGIC VECTOR (3 downto 0);
                                                                           B3 : in STD LOGIC;
40
                 RegSel : in STD LOGIC;
                                                                           C_in : in STD LOGIC;
41
                 Clk : in STD LOGIC;
                                                                           SO : out STD LOGIC;
42
                 S : out STD LOGIC VECTOR (3 downto 0);
                                                                           S1 : out STD LOGIC;
                 Zero : out STD LOGIC;
                                                                            S2 : out STD LOGIC;
                 Carry : out STD LOGIC);
                                                                           S3 : out STD LOGIC;
45 end AU;
                                                                           C_out : out STD LOGIC);
46
                                                            69 @ end component;
     architecture Behavioral of AU is
                                                           71 - component Reg
                                                                    Port ( D : in STD LOGIC VECTOR (3 downto 0);
     component Slow_Clk --Before starting we should de:
                                                                           En : in STD LOGIC;
         Port ( Clk in : in STD LOGIC;
50
                                                                           Clk : in STD LOGIC;
51
                 Clk out : out STD LOGIC);
                                                                           Q : out STD LOGIC VECTOR (3 downto 0));
52 end component;
                                                           76 end component;
53
     component RCA 4
                                                                 -- These are the newly created variables which we will use later in the program.
55
          Port ( A0 : in STD LOGIC;
                                                                SIGNAL slow_clock : STD LOGIC;
56
                 Al : in STD LOGIC;
                                                                SIGNAL En_A, En_B,C_out : STD_LOGIC;
57
                                                                SIGNAL Q_A,Q_B,S_RCA : STD LOGIC VECTOR(3 downto 0);
                 A2 : in STD LOGIC;
                                                           82 🖯 --Q A and Q B was created to store the outputs coming from the registers to be fed into the RCA.
58
                 A3 : in STD LOGIC;
                                                                 --S RCA was created to store the final answer of the RCA in case if we need it later. (Its not necessary
59
                 B0 : in STD LOGIC;
                                                            84 --because after the process of RCA we have completed the circuit.)
60
                 Bl : in STD LOGIC;
61
                 B2 : in STD LOGIC;
                                                            86 begin
                 B3 : in STD LOGIC;
```

## VHDL Codes (AU)

```
85
 86 ;
      begin
 87
      -- Now we are going to create
      -- The port mapping should be
 90
 91 	☐ Slow_Clk_0 : Slow_Clk
 92
           PORT MAP (
 93
          Clk_in => Clk, -- The slo
 94
          Clk out => slow clock ---
 95 ( );
 96
 97 - Reg A : Reg
 98
           PORT MAP (
 99
          D => A, --Our registers
          En => En A, -- In Registe:
100
          Clk => slow_clock, -- The
101
          Q => Q A -- The data comi:
102
103 ( );
104
105 - Reg B : Reg
106
           PORT MAP (
107
          D => A, --Our registers
108
          En => En B, -- In Registe:
109
          Clk => slow clock, -- The
          Q => Q B -- The data com.
110
```

```
Clk => slow clock,
                              129
                                             S3 \Rightarrow SRCA(3),
110 ;
        Q => Q B -- The da
111 ( );
                              130
                                             C out => C out --We created a seperate variable C out and then assigned it to
112
                              131 ( );
113 - RCA 4 0 : RCA 4
                              132
114
         PORT MAP (
115
         -- Now we'll map th
                                     S <= S_RCA; -- Now the S RCA (which has the outputs we got) is send to the S.
                              133
116
           A0 => Q A(0),
                              134
117
           A1 => Q A(1),
                              135
118
                                     Zero <= (not(S RCA(0))) and (not(S RCA(1))) and (not(S RCA(2))) and (not(S RCA(3)));
           A2 => Q A(2),
119
           A3 => Q A(3),
                                     -- A zero flag is a flag in an ALU which becomes high when an addition results in zer
                              136 □
120
           B0 => Q B(0),
                                     --coz that is sort of an exceptional case.
                              137
121
           B1 => Q B(1),
122
           B2 => Q B(2),
                              138
123
           B3 => Q B(3),
                              139 -- Code to shift the enable pins.
           C in => '0', ---
124
                                     En A <= RegSel;
                              140 :
125
           --Now, lets get
126
           S0 => S_RCA(0),
                                     En B <= NOT (RegSel);
                              141
127
           S1 => S RCA(1),
                              142
           S2 => S_RCA(2),
128
                              143
                                     -- Assigning C out to Carry.
129
           S3 => S_RCA(3),
130
           C out => C out
                              144
                                     Carry <= C out;
131 ( );
                              145
132
133
     S <= S RCA; --Now the
                              146 end Behavioral;
134
```


## VHDL (Reg)

```
33
34 🦳 entity Reg is
        Port ( D : in STD_LOGIC_VECTOR (3 downto 0);
En : in STD_LOGIC;
Clk : in STD_LOGIC;
       Q : out STD_LOGIC_VECTOR (3 downto 0));
39 @ end Reg;
40
41 architecture Behavioral of Reg is
42
   begin
44
45 process (Clk) begin
46 if (rising edge(Clk)) then -- respond when clock rises
47 ☐ if En = '1' then -- Enable should be set
48 Q <= D;
49 	☐ end if;
50 end if;
51 @ end process;
52
53 @ end Behavioral;
54
```

#### TB File AU

```
59 1
                                                                       Clk => Clk,
                                                                                                            wait for 100ns;
34 - entity AU_Sim is
                                                             60 :
                                                                       S => S,
                                                                                                            RegSel <= '0';
                                                                                                  78 :
35 : -- Port ();
                                                             61
                                                                       Zero => Zero,
                                                                                                  79
                                                                                                            A <= "0001";
36 end AU Sim;
                                                                       Carry => Carry
                                                                                                  80 !
                                                                                                            wait for 500ns;
37
                                                             63 🗎 );
                                                                                                   81
     architecture Behavioral of AU Sim is
                                                             64
                                                                                                   82 !
                                                                                                            --0+4 combination
39
                                                             65 - process
                                                                                                  83
                                                                                                             A <= "00000";
     component AU
                                                             66 begin
                                                                                                  84
                                                                                                              RegSel <= '1';
         Port ( A : in STD LOGIC VECTOR (3 downto 0);
                                                                       Clk <= NOT (Clk);
                RegSel : in STD LOGIC;
                                                                                                  85
                                                                                                               wait for 100ns;
                                                                      wait for 2ns;
                                                             68 '
                                                                                                  86
                                                                                                              RegSel <= '0';
                Clk : in STD LOGIC;
                                                             69 ← end process;
                                                                                                  87
                                                                                                               A <= "0100";
                S : out STD LOGIC VECTOR (3 downto 0);
                                                             70
                                                                                                  88
                                                                                                              wait for 500ns;
                Zero : out STD LOGIC;
                                                             71 process
                                                                                                  89
                Carry : out STD LOGIC);
                                                                  begin
                                                                                                             --5+9 combnination
     end component;
                                                             73 -- My index number is 210495G,
                                                                                                  91
                                                                                                             A <= "1001";
48
                                                             74 (
                                                                      --2+1 combination
                                                                                                  92
                                                                                                                    RegSel <= '1';
     SIGNAL A, S : STD LOGIC VECTOR(3 downto 0) :="0000";
                                                             75
                                                                      A <= "0010";
                                                                                                  93
     SIGNAL Clk, Zero, Carry : STD_LOGIC :='0';
                                                                                                                    wait for 100ns;
                                                             76 !
                                                                      RegSel <= '1';
                                                                                                                    RegSel <= '0';
                                                                                                  94
     SIGNAL RegSel : STD LOGIC :='1';
51
                                                             77 :
                                                                       wait for 100ns;
                                                                                                  95
                                                                                                                    A <= "0101";
52
                                                             78 '
                                                                      RegSel <= '0';
                                                                                                  96
                                                                                                                    wait for 500ns;
53
     begin
                                                             79
                                                                       A <= "0001";
                                                                                                  97
                                                                                                                    wait;
54
                                                             80 .
                                                                       wait for 500ns;
                                                                                                  98
                                                                                                         end process;
55 🖯 UUT : AU
                                                             81
                                                                                                  99
         PORT MAP (
                                                                       --0+4 combination
                                                                                                 100
         A \Rightarrow A
                                                             83 !
                                                                       A <= "00000";
                                                                                                 101 @ end Behavioral;
58
         RegSel => RegSel,
                                                                          RegSel <= '1';
                                                                                                 102
59
         Clk => Clk,
```

#### **AU Schematic**



#### Conclusion

- In this lab, we use two registers to add two numbers.
- There is a register select which sends a signal to select the two registers at a time to feed in the values to the ripple carry adder.
- Then the numbers are added and the output is produces.