LAB 04 Computer Organization& Design

210495G

Nipun Viraj

Assigned Task

- We have to design a 3-8 decoder using a hierarchical structure with the use of pre-designed 2-4 decoders.
- Also we have to design a 8-1 multiplex using pre-designed 3-8 decoders.
- Then we will have verify all of their functionality by running a simulation using XSim which is already available in the Vivado software.

VHDL Codes (2-4 Decoder)

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
:-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
---use UNISIM.VComponents.all;
entity Decoder 2 to 4 is
    Port ( I : in STD LOGIC VECTOR (1 downto 0);
           EN : in STD LOGIC;
           Y : out STD LOGIC VECTOR (3 downto 0));
end Decoder 2 to 4;
architecture Behavioral of Decoder 2 to 4 is
begin
    Y(0) <= EN AND (NOT(I(0))) AND (NOT(I(1)));
    Y(1) <= EN AND I(0) AND (NOT(I(1)));
    Y(2) <= EN AND (NOT(I(0))) AND I(1);
    Y(3) <= EN AND I(0) AND I(1);
end Behavioral;
```


VHDL Codes (3-8 Decoder) (TB)

```
library IEEE:
use IEEE.STD LOGIC 1164.ALL;
                                                                       begin
                                                                       Decoder 2 to 4 0 : Decoder 2 to 4
-- Uncomment the following library declaration if using
                                                                        port map (
-- arithmetic functions with Signed or Unsigned values
                                                                        I => I0.
--use IEEE.NUMERIC STD.ALL;
                                                                        EN => en0,
                                                                      Y => Y0 );
-- Uncomment the following library declaration if instantiating
                                                                       Decoder 2 to 4 1 : Decoder 2 to 4
-- any Xilinx leaf cells in this code.
--library UNISIM;
                                                                        port map (
--use UNISIM. VComponents.all;
                                                                        I => I1,
                                                                        EN => enl,
entity Decoder 3 to 8 is
                                                                     Y => Y1 );
   Port ( I : in STD LOGIC VECTOR (2 downto 0);
                                                                        en0 <= NOT(I(2)) AND EN;
           EN : in STD LOGIC;
                                                                        en1 <= I(2) AND EN;
          Y : out STD LOGIC VECTOR (7 downto 0));
                                                                        I0 <= I(1 downto 0);
end Decoder_3_to_8;
                                                                        I1 <= I(1 downto 0);</pre>
                                                                        I2 \le I(2);
architecture Behavioral of Decoder 3 to 8 is
                                                                        Y(3 downto 0) <= Y0;
 component Decoder 2 to 4
                                                                        Y(7 downto 4) <= Y1;
port (
 I: in STD LOGIC VECTOR;
                                                                     end Behavioral;
 EN: in STD LOGIC;
 Y: out STD LOGIC VECTOR );
 end component;
 signal I0, I1 : STD LOGIC VECTOR (1 downto 0);
 signal Y0, Y1 : STD LOGIC VECTOR (3 downto 0);
 signal en0, en1, I2 : STD LOGIC;
begin
```

VHDL Codes (8-1 Multiplex) (TB)


```
WAIT FOR 100 ns:
                                                                                                               WAIT FOR 100 ns; --chang
                                                        begin
                                                                                       q(0) <= '1'; --
                                                                                                               g(0) <= '0'; -- set init
                                                        UUT: MUX 8 TO 1 PORT MAP
                                                                                                                                                        g(2) <= '1';
                                                                                       q(1) <= '1';
                                                                                                               q(1) \le '0';
                                                                                                                                                        i <= '1';
                                                        S(0) => g(0),
  library IEEE;
                                                                                       \alpha(2) \le '0':
                                                                                                                     q(2) <= '1';
                                                                                                                                                        h(0)<='0';
                                                        S(1) => g(1),
                                                                                       i <= '1';
                                                                                                                     i <= '1';
  use IEEE.STD LOGIC 1164.ALL;
                                                                                                                                                        h(1) <= '1';
                                                        S(2) => q(2),
                                                                                       h(0)<='0';
                                                                                                                     h(0)<='1';
                                                                                                                                                        h(2)<='0';
  -- Uncomment the following library declaration if usi Y => j,
                                                                                       h(1)<='1';
                                                                                                                     h(1)<='0';
                                                                                                                                                        h(3)<='1';
  -- arithmetic functions with Signed or Unsigned value EN => i,
                                                                                       h(2)<='0';
                                                                                                                     h(2)<='0';
                                                                                                                                                        h(4)<='0';
  -- use IEEE. NUMERIC STD. ALL:
                                                                                       h(3)<='0';
                                                        I(0) => h(0),
                                                                                                                     h(3)<='0';
                                                                                                                                                        h(5)<='0';
                                                                                       h(4)<='0';
                                                        I(1) => h(1),
                                                                                                                     h(4)<='1';
                                                                                                                                                        h(6)<='0';
  -- Uncomment the following library declaration if ins I(2) => h(2),
                                                                                       h(5)<='0';
                                                                                                                     h(5)<='0';
                                                                                                                                                        h(7) <= '0';
  -- any Xilinx leaf cells in this code.
                                                                                       h(6)<='0';
                                                                                                                     h(6)<='0';
                                                        I(3) => h(3),
                                                                                                                                                        WAIT FOR 100 ns; -- change again
  --library UNISIM;
                                                                                       h(7)<='0';
                                                                                                                     h(7)<='0';
                                                        I(4) => h(4),
                                                                                                                                                        g(0) <= '1'; -- set initial values
  -- use UNISIM. VComponents.all;
                                                                                       WAIT FOR 100 ns;
                                                                                                                     WAIT FOR 100 ns; -
                                                                                                                                                        g(1) <= '1';
                                                        I(5) => h(5),
                                                                                       q(0) <= '0'; --
                                                                                                                     q(0) <= '1'; -- se
                                                                                                                                                        q(2) <= '1';
                                                        I(6) => h(6),
  entity TB Mux 8 to 1 is
                                                                                       q(1) \le '0';
                                                                                                                     q(1) <= '0';
                                                                                                                                                        i <= '1';
                                                        I(7) => h(7)
  -- Port ();
                                                                                       g(2) <= '0';
                                                                                                                                                        h(0)<='1';
                                                                                                                     g(2) <= '1';
                                                         );
  end TB Mux 8 to 1;
                                                                                       i <= '1';
                                                                                                                                                        h(1)<='1';
                                                                                                                     i <= '1';
                                                        process
                                                                                       h(0)<='0';
                                                                                                                                                        h(2)<='0';
                                                                                                                     h(0)<='0';
                                                        begin
  architecture Behavioral of TB Mux 8 to 1 is
                                                                                                                                                        h(3)<='1';
                                                                                       h(1)<='0';
                                                                                                                     h(1)<='0';
                                                              g(0) <= '0'; -- set
  COMPONENT MUX 8 TO 1
                                                                                       h(2)<='1';
                                                                                                                                                        h(4)<='0';
                                                                                                                     h(2)<='1';
  PORT ( I : in STD LOGIC VECTOR (7 downto 0);
                                                              g(1) <= '1';
                                                                                                                                                        h(5)<='1';
                                                                                       h(3)<='0';
                                                                                                                     h(3)<='0';
         S : in STD LOGIC VECTOR (2 downto 0);
                                                              g(2) <= '1';
                                                                                                                                                        h(6)<='0';
                                                                                       h(4)<='0';
                                                                                                                     h(4)<='1';
         Y : out STD LOGIC;
                                                              i <= '1':
                                                                                                                                                        h(7)<='1';
                                                                                       h(5)<='0';
                                                                                                                     h(5)<='1';
         EN : in STD LOGIC);
                                                                                                                                                        WAIT; -- will wait forever
                                                              h(0)<='1';
                                                                                       h(6)<='0';
                                                                                                                     h(6)<='0';
  END COMPONENT;
                                                                                                                                                  end process;
                                                              h(1)<='0';
                                                                                       h(7)<='0';
                                                                                                                     h(7)<='0';
  SIGNAL h : std logic vector (7 downto 0);
                                                              h(2)<='0';
                                                                                       WAIT FOR 100 ns;
                                                                                                                     WAIT FOR 100 ns; -
  SIGNAL g : std logic vector(2 downto 0);
                                                              h(3)<='0';
                                                                                       g(0) <= '0'; --
                                                                                                                     g(0) <= '0'; -- se
  SIGNAL j : std logic;
                                                                                                                                             end Behavioral;
                                                              h(4)<='0';
                                                                                       g(1) <= '1';
                                                                                                                     q(1) <= '1';
  SIGNAL i : std logic;
                                                              h(5)<='0';
                                                                                       q(2) \le '0';
                                                                                                                     g(2) <= '1';
                                                                                       i <= '1';
                                                              h(6)<='0';
                                                                                                                     i <= '1';
                                                                                       h(0)<='0';
                                                              h(7)<='0';
                                                                                                                     h(0)<='0';
  begin
                                                                                       h(1)<='0';
UUT: MUX_8_TO_1 PORT MAP(
                                                                                                                     h(1)<='1';
                                                                                       h(2)<='0';
                                                               WAIT FOR 100 ns; --
                                                                                                                     h(2)<='0';
```

SCHEMATICS (2-4 Decoder)




SCHEMATICS (3-8 Decoder)


SCHEMATICS (8-1 MUX)




TIMING DIAGRAMS (2-4 Decoder)



TIMING DIAGRAMS (3-8 Decoder)



TIMING DIAGRAMS (MUX)



CONCLUSION

From 2-4 decoders, we can built 3-8 decoder hierarchically and from 3-8 decoders, it is easy to build a 8-1 multiplex using the same sort of design.