LAB 2 BEHAVIOURAL SIMULATION LAB REPORT

Name – Premarathne B.A.N.V

Index - 210495G

LAB TASK

We were assigned to run the simulation to indicate the correct functioning of three generators in a power station. The circuit should be designed in such a way that it indicates Green if all generators function, Amber if only 2 generators function and Red if 1 or no generators function. First we had create a design source and relate the hardware LEDs and pins by editing the constraint file. Finally we had to create a test bench file and complete the simulation.


Boolean Expression

A	В	C	Green	Amber	Red	
0	0	0	0	D	NEG 1	
0	0	1	0	0		
0	1	0	0	0	-	
0		1	0	1	0	
1	0	D	0	0		
1	0	-	0	1	0	
	1	0	0		0	
1	1				0	
	Amber -> (ABC	BC + ABC	+ ABZ) ĀBZ + ĀBC +	ABC +	AG C	

VHDL Design Source Code

```
Lab2.vhd \times Basys3Labs.xdc \times Circuit2Sim.vhd \times Untitled 3 \times
C:/Users/workshop/Documents/Lab2/Lab2.srcs/sources_1/new/Lab2.vhd
Q \mid \square \mid + \mid * \mid X \mid \square \mid \square \mid X \mid // \mid \square \mid Q \mid
          -- Project Name:
          -- Target Devices:
          -- Tool Versions:
10
          -- Description:
11
12
          -- Dependencies:
13
14
          -- Revision:
15
          -- Revision 0.01 - File Created
-- Additional Comments:
16
19 🖨
20
21
          library IEEE:
22
23
          use IEEE.STD LOGIC 1164.ALL;
24
25 🖨
          -- Uncomment the following library declaration if using
          -- arithmetic functions with Signed or Unsigned values
          --use IEEE.NUMERIC_STD.ALL;
28
29
          -- Uncomment the following library declaration if instantiating
30
          -- any Xilinx leaf cells in this code.
31
          --library UNISIM;
          --use UNISIM.VComponents.all;
32 📥
33
34 🖶
         entity Lab2 is
          Port ( A : in STD_LOGIC;
35 | 36 |
                   B : in STD_LOGIC;
37
                    C : in STD_LOGIC;
38
                    G : out STD_LOGIC;
                    AM : out STD LOGIC;
39
                     R : out STD_LOGIC);
40
41 🖨
       end Lab2;
42 :
          architecture Behavioral of Lab2 is
44
45
46 O
47 O
48 O
             G <= A AND B AND C;
            AM <= ((NOT A) AND B AND C) OR (A AND (NOT B) AND C) OR (A AND B AND (NOT C));
             R <= ((NOT A) AND (NOT B) AND (NOT C)) OR ((NOT A) AND (NOT B) AND C) OR ((NOT A) AND B AND (NOT C)) OR (A AND (NOT B) AND (NOT C));
49
50 🖒
          end Behavioral;
```

Schematic Circuit



Test Bench Code


```
Project Summary x | Schematic x | Lab2.vhd x | Basys3Labs.xdc x | Circuit2Sim.vhd x
C:/Users/workshop/Documents/Lab2/Lab2.srcs/sim_1/new/Circuit2Sim.vhd
\mathbf{Q} \mid \exists \exists \mid \P \mid \Rightarrow \mid X \mid \exists \exists \mid \exists \exists \mid X \mid / / \mid \exists \exists \mid Q
use IEEE.STD_LOGIC_1164.ALL;
24 | -- Uncomment the following library declaration if using 26 | -- arithmetic functions with Signed or Unsigned values 27 | --use IEEE.NUMERIC_STD.ALL;
- Uncomment the following library declaration if instantiating
0 -- any Xilinx leaf cells in this code.
11 --library UNISIN;
22 -- use UNISIM. VComponents.all;
38 architecture Behavioral of Circuit2Sim is
39 COMPONENT Lab2
          COMPONENT Lab2

PORT ( A, B, C : IN STD_LOGIC;

G, Am, R : OUT STD_LOGIC);

END COMPONENT;
40 :
41 :
42 <del>-</del>
 42 🖨
                 END COMPONENT;
 43
                 SIGNAL g0, g1, g2 : std_logic;
SIGNAL g, a, r : std_logic;
 44
 45
 46
       begin
 48 😓
           UUT: Lab2 PORT MAP(
              A => g0,
 49
                   B => g1,
 51
                  C => G2,
 52
                  G => g,
 53
                   Am => a,
54
55 🖨 );
                   R => r
 57 process
 58 begin
       gO <= 'O'; -- set initial values
        g1 <= '0';
g2 <= '0';
 60
 61
         WAIT FOR 100 ns; -- after 100 ns change inputs
 63
         g2 <= '1';
         WAIT FOR 100 ns; --change again
 64
       g1 <= '1';
g2 <= '0';
WAIT FOR 100 ns; --change again
 66
 67
         WAIT FOR 100 ns; -- change again
 69
 70
         g0 <= '1';
         g1 <= '0';
g2 <= '0';
 72
 73
         WAIT FOR 100 ns; --change again
 74
75
           g2 <= '1';
          WAIT FOR 100 ns; --change again
           g2 <= '0';
 78
          WAIT FOR 100 ns; --change again
 80
          WAIT; -- vill vait forever
 81 🖨
           end process;
 84 🖨 end Behavioral;
```

Timing Diagram



Conclusions

- This lab was conducted to implement a logic circuit as stated at the beginning of this report and it was able to successfully simulate and provide exact results.
- Using Vivado software and creating respective design source codes, constraint files and a test bench code; we are able to create a simulation for any logic circuit.
- The most important role of simulation software was identified through this lab.
 When designing larger digital circuits, these simulation software can be very effective for debugging errors and reaching the final step.