

LAB 3 - ADDER

B.A Nipun Viraj

210495G

1. LAB TASK ASSIGNED

We were assigned to use Vivado Software to design a circuit as a half-bit adder, full bit adder and a ripple adder. Using appropriate inputs, a design file, a constraint file and a simulation file, we had to complete the circuit design.

2. TRUTH TABLES & SIMPLIFIED BOOLEAN EXPRESSION

1. HALF ADDER

Half Adder

A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$S = A \oplus B = A\bar{B} + \bar{A}B$$

$$C = A \cdot B$$

(1) (2)

2. FULL ADDER

Full Adder

A	B	C	S	C
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$S = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

$$S = \bar{A}(\bar{B}(\bar{A}B + AB)\bar{C} + (\bar{A}B + AB)C$$

$$S = (A \oplus B) \cdot C + (\bar{A} \oplus B) \cdot C$$

$$\boxed{S = A \oplus B \oplus C} \quad \text{--- (1)}$$


$$C = \bar{A} \cdot B \cdot C + A \cdot \bar{B} \cdot C + A \cdot B \cdot \bar{C} + A \cdot B \cdot C$$

$$= C_{in}(\bar{A}B + AB) + AB$$

$$\therefore \boxed{C_{out} = AB + C_{in}(A \oplus B)} \quad \text{--- (2)}$$


3. VHDL FILES

1. HA



```
21
22 library IEEE;
23 use IEEE.STD_LOGIC_1164.ALL;
24
25 -- Uncomment the following library declaration if using
26 -- arithmetic functions with Signed or Unsigned values
27 --use IEEE.NUMERIC_STD.ALL;
28
29 -- Uncomment the following library declaration if instantiating
30 -- any Xilinx leaf cells in this code.
31 --library UNISIM;
32 --use UNISIM.VComponents.all;
33
34 entity HA is
35     Port ( A : in STD_LOGIC;
36           B : in STD_LOGIC;
37           S : out STD_LOGIC;
38           C : out STD_LOGIC);
39 end HA;
40
41 architecture Behavioral of HA is
42
43 begin
44
45     S <= A XOR B;
46     C <= A AND B;
47
48 end Behavioral;
49
```

2. TB_HA



```
29 -- Uncomment the following library declaration if instantiating
30 -- any Xilinx leaf cells in this code.
31 --library UNISIM;
32 --use UNISIM.VComponents.all;
33 entity TB_HA is
34
35 architecture Behavioral of TB_HA is
36
37     component HA
38     port
39     ( A : in STD_LOGIC;
40       B : in STD_LOGIC;
41       S : out STD_LOGIC);
42     end component;
43
44     signal a1, a2 : std_logic;
45     signal o1, o2 : std_logic;
46
47     begin
48
49     OUT: HA port map(
50     A => a1,
51     B => a2,
52     S => o1,
53     C => o2
54     );
55
56     process
57     begin
58         a1<='0';
59         a2<='0';
60
61         WAIT FOR 100ns;
62         a1<='1';
63         a2<='0';
64
65         WAIT FOR 100ns;
66         a1<='1';
67         a2<='1';
68
69         WAIT;
70     end process;
71
72 end Behavioral;
73
74
```

3. FA

PROJECT MANAGER - Lab 3

Project Summary x HA.vhd x TB_HA.vhd x Basys3Labs.xdc x **FA.vhd** x TB_FA.vhd x IP Catalog x ?

C:\Users\workshop\Lab 3\Lab 3\srcs\sources_1\new\FA.vhd

Q [Icons]

Source File Properties

```
30 -- any Xilinx leaf cells in this code.
31 --library UNISIM;
32 --use UNISIM.VComponents.all;
33
34 entity FA is
35     Port ( A : in STD_LOGIC;
36           B : in STD_LOGIC;
37           C_in : in STD_LOGIC;
38           S : out STD_LOGIC;
39           C_out : out STD_LOGIC);
40 end FA;
41
42 architecture Behavioral of FA is
43
44     component HA
45     port (
46         A: in std_logic;
47         B: in std_logic;
48         S: out std_logic;
49         C: out std_logic;
50     end component;
51     SIGNAL HAO_S, HAO_C, HAI_S, HAI_C : std_logic;
52
53     begin
54
55         HA_0 : HA
56         port map (
57             A => A,
58             B => B,
59             S => HAO_S,
60             C => HAO_C);
61
62         HA_1 : HA
63         port map (
64             A => HAO_S,
65             B => C_in,
66             S => HAI_S,
67             C => HAI_C);
68
69         S <= HAI_S;
70         C_out <= HAI_C OR HAO_C;
71
72     end Behavioral;
73
```

4. TB_FA

PROJECT MANAGER - Lab 3

Project Summary x HA.vhd x TB_HA.vhd* x Basys3Labs.xdc x FA.vhd x TB_FA.vhd x IP Catalog x

C:/Users/workshop/Lab 3/Lab 3.srscs/sim_1/new/TB_FA.vhd

Source File Properties

Source

```
19 -----
20
21
22 library IEEE;
23 use IEEE.STD_LOGIC_1164.ALL;
24
25 -- Uncomment the following library declaration if using
26 -- arithmetic functions with Signed or Unsigned values
27 --use IEEE.NUMERIC_STD.ALL;
28
29 -- Uncomment the following library declaration if instantiating
30 -- any Xilinx leaf cells in this code.
31 --library UNISIM;
32 --use UNISIM.VComponents.all;
33
34 entity TB_FA is
35 -- Port ( );
36 end TB_FA;
37
38 architecture Behavioral of TB_FA is
39
40     COMPONENT FA
41     PORT( A, B, C_in : IN STD_LOGIC;
42           S, C_out: OUT STD_LOGIC);
43     END COMPONENT;
44
45     SIGNAL i0, i1, i2 : std_logic;
46     SIGNAL o1, o2 : std_logic;
47
48     begin
49
50     UUT: FA PORT MAP(
51
52     A => i0,
53     B => i1,
54     C_in => i2,
55     S => o1,
56     C_out => o2
57     );
58
59     process
60     begin
61         i0 <= '0';
62         i1 <= '0';
63         i2 <= '0';
64         WAIT FOR 100 ns;
65         i2 <= '1';
66         WAIT FOR 100 ns;
67         i1 <= '1';
68         i2 <= '0';
69         WAIT FOR 100 ns;
70         i2 <= '1';
71         WAIT FOR 100 ns;
72         i0 <= '1';
73         i1 <= '0';
74         i2 <= '0';
75         WAIT FOR 100 ns;
76         i2 <= '1';
77         WAIT FOR 100 ns;
78         i1 <= '1';
79         i2 <= '0';
80         WAIT FOR 100 ns;
81         i2 <= '1';
82         WAIT;
83     end process;
84
85 end Behavioral;
86
```

5. TB_RCA_4

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

) -- Uncomment the following library declaration if using
  -- arithmetic functions with Signed or Unsigned values
  --use IEEE.NUMERIC_STD.ALL;

  -- Uncomment the following library declaration if instantiating
  -- any Xilinx leaf cells in this code.
  --library UNISIM;
) --use UNISIM.VComponents.all;

) entity TB_4_RCA is
  -- Port ( );
) end TB_4_RCA;

) architecture Behavioral of TB_4_RCA is

) COMPONENT RCA_4
  PORT( A0,A1,A2,A3,B0,B1,B2,B3,C_in : IN STD_LOGIC;
        S0,S1,S2,S3,C_out : OUT STD_LOGIC);
) END COMPONENT;
SIGNAL g0, g1, g2,g3,h0,h1,h2,h3,i0 : std_logic;
SIGNAL O0,O1,O2,O3,O4 : std_logic;

begin

UUT: RCA_4 PORT MAP(
A0 => g0,
A1 => g1,
A2 => g2,
A3 => g3,
B0=>h0,
B1 => h1,
B2=>h2,
B3=>h3,
C_in=>i0,
S0=>O0,
S1=>O1,
S2=>O2,
S3=>O3,
C_out => O4
);

process
begin
  g0 <= '0'; -- set initial values
  g1 <= '0';
  g2 <= '1';
  g3 <= '1';
  h0 <= '0';
  h1 <= '0';
  h2 <= '1';
  h3 <= '1';
  i0 <= '0';
```


```
h2 <= '1';
h3 <= '1';
i0 <= '0';
WAIT FOR 100 ns; -- after 100 ns change inputs
g0 <= '0'; -- set initial values
g1 <= '0';
g2 <= '1';
g3 <= '1';
h0 <= '1';
h1 <= '1';
h2 <= '1';
h3 <= '1';
i0 <= '0';
WAIT FOR 100 ns; --change again
g0 <= '0'; -- set initial values
g1 <= '1';
g2 <= '0';
g3 <= '1';
h0 <= '1';
h1 <= '0';
h2 <= '1';
h3 <= '1';
i0 <= '0';
WAIT FOR 100 ns; --change again
```

```
i0 <= '0';
WAIT FOR 100 ns; --change again
g0 <= '0'; -- set initial values
g1 <= '0';
g2 <= '1';
g3 <= '1';
h0 <= '1';
h1 <= '0';
h2 <= '1';
h3 <= '1';
i0 <= '1';
WAIT FOR 100 ns; --change again
g0 <= '0'; -- set initial values
g1 <= '1';
g2 <= '1';
g3 <= '1';
h0 <= '1';
h1 <= '1';
h2 <= '1';
h3 <= '1';
i0 <= '1';
WAIT FOR 100 ns; --change again
g0 <= '1'; -- set initial values
g1 <= '1';
g2 <= '1';
g3 <= '1';
h0 <= '1';
h1 <= '0';
h2 <= '0';
h3 <= '1';
i0 <= '1';
WAIT FOR 100 ns; --change again
```




```
i0 <= '1';  
WAIT FOR 100 ns; --change again  
g0 <= '1'; -- set initial values  
g1 <= '1';  
g2 <= '0';  
g3 <= '0';  
h0 <= '0';  
h1 <= '0';  
h2 <= '0';  
h3 <= '0';  
i0 <= '0';  
WAIT FOR 100 ns; --change again  
g0 <= '1'; -- set initial values  
g1 <= '1';  
g2 <= '0';  
g3 <= '0';  
h0 <= '1';  
h1 <= '1';  
h2 <= '0';  
h3 <= '0';  
i0 <= '0';  
WAIT; -- will wait forever  
end process;
```


4. TIMING DIAGRAMS



HA TIMING DIAGRAM



FA TIMING DIAGRAM



RCA TIMING DIAGRAM

CONCLUSION

We can integrate many similar circuits into a main circuit and improve their performance to much larger tasks.

(Like the half adder was developed to full adder and full adder was developed to ripple adder which can add any 4-bit number).