
LAB 05 – COUNTER – 210495G – Nipun Viraj

Task


We were assigned to do build a counter to represent a set of LEDs which take turns switching on and off either clockwise or anti-clockwise according to a button. We should use a D flip flop to determine the output of the next data set and also use a clock.

2. Completed Table

Of.			Button	Q _{t+1}					
Q ₂	Q,	Q.	04(101)	Q ₂	Q,	Q.	D.	D,	D"
0	0	0	0	0	0	1	0	0	1
0	0	0	1	1	0	0	1	0	O
. 0	0	1	0	O	1	1	0	1	1
0	0	1	1	0	0	U	O	٥	0
0	ı	١٠	D	1	1	1	ı	1	1
0		1	1	0	υ	1	D	0	I
1	1	5	0	1	1	U	t	1	0
. 1	1	1	1	0	1	1	O	1	1
. 1	ſ	O	0	1	D	0	I	0	O
1	1	U	J	1	l	1	1	1	1
1	O	O	0	o'	0	O	0	O	U
1	0	0	1	1	1	0		ı	D



2. Completed Table



3. Design Sources

• 1. D Flipflop

```
entity D_FF is
       Port ( D : in STD_LOGIC;
              Res : in STD LOGIC;
              Clk : in STD LOGIC;
              Q : out STD LOGIC;
              Qbar : out STD LOGIC);
   end D_FF;
   architecture Behavioral of D_FF is
   begin
       process(Clk) begin
           if (rising edge(Clk)) then
0
               if Res='1' then
0
                   Q<='0';
                   Qbar <= '1';
               else
00
                   Q <= D;
                   Qbar <= not D;
               end if;
            end if;
       end process;
   end Behavioral:
```

3. Design Sources

• 2. Slowdown Counter

```
entity Slow_Clk is
    Port ( Clk_in : in STD_LOGIC;
           Clk_out : out STD LOGIC);
end Slow_Clk;
architecture Behavioral of Slow_Clk is
signal count: integer :=1;
signal clk_status : std logic :='0';
begin
process (Clk_in) begin
   if (rising edge(Clk_in)) then
        count <= count+1;
     if (count=5) then
            clk_status <= not clk_status;
           Clk out <= clk status;
            count <= 1;
        end if:
    end if;
end process;
end Behavioral:
```

3. Design Sources

• 3. Counter

```
34 🖨
          entity Counter is
                                                                                       Clk in => Clk,
35
              Port ( Dir : in STD LOGIC;
                                                                     67 🖨
                                                                                       Clk out => Clk slow);
                     Res : in STD LOGIC;
                                                                     68
                     Clk : in STD LOGIC;
                                                                     69
37
                                                                                    DO <= (Q1 AND Dir) OR (NOT(Q2) AND NOT(Dir));
                                                                          0
                     Q : out STD LOGIC VECTOR (2 downto 0));
                                                                     70
                                                                                    D1 <= (Q0 AND NOT(Dir)) OR (Q2 AND Dir);
39 🖨
                                                                     71
          end Counter;
                                                                                    D2 <= (Q1 AND NOT (Dir)) OR (NOT (Q0) AND Dir);
40
                                                                     72
41 🖨
                                                                     73 🖨
          architecture Behavioral of Counter is
                                                                                    D FFO : D FF
42
                                                                                       PORT MAP (
43 🖨
              COMPONENT D FF
                                                                                       D => D0.
44
              PORT (
                                                                                       Res => Res,
45
                  D : in STD LOGIC;
                                                                                       Clk => Clk_slow,
46
                  Res : in STD LOGIC;
                                                                     78 🖨
                                                                                       Q => Q0);
47
                  Clk : in STD LOGIC;
                                                                     79 :
48
                  Q : out STD LOGIC;
                                                                     80 🖨
                                                                                    D FF1 : D FF
49
                                                                     81 3
                  Qbar : out STD LOGIC);
                                                                                              PORT MAP (
50 🛆
              END COMPONENT;
                                                                     82
                                                                                              D => D1.
51
                                                                     83 ;
                                                                                              Res => Res,
52 🖨
                                                                     84
              COMPONENT Slow_Clk
                                                                                              Clk => Clk slow,
53
                                                                                              Q \Rightarrow Q1);
54
                  Clk_in : in STD LOGIC;
                                                                     86
55
                                                                     87
                  Clk_out : out STD LOGIC);
56 🗀
                                                                     88 🖯
              END COMPONENT:
                                                                                    D FF2 : D FF
57
                                                                     89
                                                                                              PORT MAP (
58
                                                                     90
              signal D0, D1, D2 : std logic;
                                                                                              D => D2,
59
              signal Q0,Q1,Q2 : std logic;
                                                                     91
                                                                                              Res => Res,
                                                                     92
60
              signal Clk slow : std logic;
                                                                                              Clk => Clk slow,
61
                                                                                              Q => Q2);
62
          begin
63
                                                                                       Q(0) <= Q0;
64 🖨
              Slow_Clk0 : Slow_Clk
                                                                     96
                                                                                       Q(1) <= Q1;
65
                  PORT MAP (
                                                                     97
                                                                                       Q(2) \le Q2;
                                                                    98 🖨
66
                  Clk_in => Clk,
                                                                               end Behavioral;
67 🖨
                  Clk out => Clk slow);
                                                                     99 1
```

4. Test Bench Codes

• 1. D Flipflop

```
entity D FF Sim is
                                                  O Res <= '1':
    -- Port ();
                                                  O Clk <= '0';
   end D_FF_Sim;
   architecture Behavioral of D_FF_Sim is
                                                  O WAIT FOR 100ns;
                                                  O Res <= '1';
   COMPONENT D FF
                                                  O Clk <= '1';
       PORT (D, Res, Clk : IN STD LOGIC;
             Q, Qbar : OUT STD LOGIC);
                                                  O WAIT FOR 100ns;
   END COMPONENT;
                                                 O Res <= '0';
   SIGNAL D, Res, Clk : std logic;
   SIGNAL Q, Qbar : std logic;
                                                  O D <= '1';
                                                  O Clk <= '0';
    begin
                                                  O WAIT FOR 100ns;
   UUT : D FF PORT MAP (
                                                 O Clk <= '1';
       D => D,
       Res => Res.
                                                 O WAIT FOR 100ns;
       Clk => Clk,
       Q => Q,
                                                  O Res <= '1':
       Qbar => Qbar);
                                                  O Clk <= '0';
   process
                                                  O WAIT FOR 100ns;
   begin
O Res <= '0':
                                                  O Res <= '1';
O D <= '0';
                                                  O Clk <= '1';
O Clk <= '0';
                                                     WAIT:
O WAIT FOR 100ns;
                                                     end process;
                                                     end Behavioral;
```

4. Test Bench Codes

• 2. Slow Down Counter

```
34 🖨
         entity Slow Clk Sim is
                                                                       WAIT FOR 20ns;
         -- Port ();
                                                                        Clk in <= '0';
36 🖒
         end Slow Clk Sim;
                                                                       WAIT FOR 20ns;
37
                                                                       Clk in <= '1';
38 🗇
         architecture Behavioral of Slow_Clk_Sim is
                                                                       WAIT FOR 20ns;
39
                                                                        Clk in <= '0';
40 □
         COMPONENT Slow Clk
                                                                       WAIT FOR 20ns;
41
             PORT (Clk_in : IN STD LOGIC;
                                                                       Clk in <= '1';
                   Clk_out : OUT STD LOGIC);
                                                            75
                                                                       WAIT FOR 20ns;
43 🖨
         END COMPONENT:
                                                                        Clk in <= '0';
                                                                       WAIT FOR 20ns:
45
             SIGNAL Clk_in : std logic;
                                                                      Clk_in <= '1';
             SIGNAL Clk out : std logic;
                                                                       WAIT FOR 20ns;
                                                                       Clk in <= '0';
                                                                       WAIT FOR 20ns;
49
                                                                       Clk in <= '1';
         UUT: Slow_Clk PORT MAP (
                                                            83
                                                                       WAIT FOR 20ns;
51
             Clk_in => Clk_in,
                                                                        Clk in <= '0';
52 🖨
             Clk out => Clk out);
                                                                       WAIT FOR 20ns:
                                                            85
53
                                                                       Clk in <= '1';
54 🗇
          process
                                                            87
                                                                       WAIT FOR 20ns;
55
          begin
                                                                       Clk in <= '0';
         Clk_in <= '0';
                                                                       WAIT FOR 20ns;
         WAIT FOR 20ns;
                                                                       Clk_in <= '1';
          Clk in <= '1';
                                                                       WAIT FOR 20ns;
          WAIT FOR 20ns;
                                                                        Clk in <= '0';
           Clk in <= '0';
                                                                       WAIT FOR 20ns;
         WAIT FOR 20ns;
                                                                      Clk_in <= '1';
     O | Clk_in <= '1';
                                                                       WAIT FOR 20ns;
     O : WAIT FOR 20ns;
                                                                       Clk in <= '0';
     O | Clk_in <= '0';
                                                                       WAIT FOR 20ns;
     O WAIT FOR 20ns;
                                                                      Clk_in <= '1';
         Clk in <= '1';
                                                                       WAIT FOR 20ns;
          WAIT FOR 20ns;
                                                                       Clk_in <= '0';
```

4. Test Bench Codes


• 3. Counter

```
34 🖨
         entity Counter_sim is
35
         -- Port ();
36 🖨
         end Counter sim;
37
38 🖯
         architecture Behavioral of Counter sim is
39 🖨
40
             PORT ( Dir, Res, Clk : IN STD_LOGIC;
41
             Q : OUT STD LOGIC VECTOR(2 downto 0));
42 🖨
         END COMPONENT;
43
44
         SIGNAL Dir, Res, Clk : std logic;
45
         SIGNAL Q : std logic vector(2 downto 0);
46
47
         begin
48 🖨
         UUT: Counter PORT MAP(
49
         Dir => Dir,
50
         Res => Res.
51
         Clk => Clk,
52
         Q=>Q
53 🖒
54
55 🖨
         process
56
             begin
57
             Dir <= '0';
58
             Res <= '1';
59 🖯 🔾
             for i in 1 to 20 loop
60
                 Clk <= '0';
61
                 WAIT FOR 2 ns:
62
                 Clk <= '1';
63
                 WAIT FOR 2 ns;
64 🖨
                 end loop;
                 WAIT FOR 50 ns:
```

```
55 🖨
56
             begin
             Dir <= '0';
              Res <= '1';
              for i in 1 to 20 loop
                  Clk <= '0';
                  WAIT FOR 2 ns;
62
                  Clk <= '1';
63
                  WAIT FOR 2 ns;
64 🖨
                  end loop;
                  WAIT FOR 50 ns;
                  Res <= '0':
             for i in 1 to 200 loop
                  Clk <= '0';
                  WAIT FOR 2 ns;
70 5
                  Clk <= '1';
                  WAIT FOR 2 ns:
72 🖨
                  end loop;
                  Dir <= '1';
74 :
                  WAIT FOR 50 ns;
             for i in 1 to 200 loop
                  Clk <= '0';
                  WAIT FOR 2 ns;
78
                  Clk <= '1';
                  WAIT FOR 2 ns;
                  end loop;
80 🖨
                  WAIT:
82
83 🖨
         end process;
          end Behavioral;
```


4. Timing Diagrams

• 1. D Flipflop




4. Timing Diagrams

• 2. Slowdown Counter



4. Timing Diagrams

• 3. Counter



5. Conclusions

We can build a counter circuit using VHDL behavioral modelling and high-level programming commands and the hierarchical design available. We also can even slow down the initial count rate according to our requirements using commands. Even the direction of counting can be controlled using a button in the Basys board.

Overall, we can say that VHDL behavioral modelling can be used to design complex sequential logic circuits.