


## Lab 4 Report


By Niranjan Telkikar and Ryan Mayeux  
EID: rm63872 & nnt479

### Part 1

#### i. Simulation waveform of Flight Attendant Call System (Behavioral)



## i (b). Simulation Waveform (Dataflow Modelling)



- ii. KMap for Minimizing Expression for next\_state
- iii. Boolean expression for next\_state for dataflow modelling

Boolean Expression  
and K-Map for Part 1

A	B	Q	P
Call	Cancel		
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

K-Map

Q \ AB	00	01	11	10
0	0	0	1	1
1	1	1	1	1


next state =  
 $A + A'B'Q$

## iv. Design file for dataflow modelling

```
1 `timescale 1ns / 1ps
2
3 module flight_attendant_call_system(
4     input wire clk,
5     input wire call_button,
6     input wire cancel_button,
7     output reg light_state
8 );
9
10     wire next_state;
11
12     // Combinational block
13     // always @(*) begin
14     //     case ({call_button, cancel_button, light_state})
15     //         3'b000: next_state = 1'b0;
16     //         3'b001: next_state = 1'b1;
17     //         3'b010: next_state = 1'b0;
18     //         3'b011: next_state = 1'b0;
19     //         3'b100: next_state = 1'b1;
20     //         3'b101: next_state = 1'b1;
21     //         3'b110: next_state = 1'b1;
22     //         3'b111: next_state = 1'b1;
23     //         default: next_state = 1'b0;
24
25     //         3'b111: next_state = 1'b1;
26     //         default: next_state = 1'b0;
27     //     endcase
28     // end
29     assign next_state = call_button | (~call_button & ~cancel_button & light_state);
30
31     // Sequential block
32     always @(posedge clk) begin
33         light_state <= next_state;
34     end
35
36 endmodule
```

## Part 2

### v. State Diagram of Rising Edge Detector



## vi. Completed design files including top module and clock divider

```
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module rising_edge_detector(
24     input clk,
25     input signal,
26     input reset,
27     output reg outedge
28 );
29
30 wire slow_clk;
31
32 reg [1:0] state;
33 reg [1:0] next_state;
34
35 clkdiv c1(clk, reset, slow_clk);
36 //assign slow_clk = clk; // use fast clock for simulation
37
38
39 always @(*) begin
40
41 }
42
43 always @(*) begin
44     case (state)
45     2'b00 : begin
46         outedge = 1'b0;
47         if(~signal)
48             next_state=2'b00;
49         else
50             next_state=2'b01;
51         end
52
53     2'b01: begin outedge = 1'b1;
54         if(~signal)
55             next_state=2'b00;
56         else
57             next_state=2'b10;
58         end
59
60     2'b10: begin outedge = 1'b0;
61         if(~signal)
62             next_state=2'b00;
63         else
64             next_state=2'b01;
65         end
66
67     2'b11: begin outedge = 1'b1;
68         if(~signal)
69             next_state=2'b01;
70         else
71             next_state=2'b10;
72         end
73     end
74 end
```

```

        next_state=2'b10;
    end

    default: begin
        next_state = 2'b00;
        outedge= 1'b0;
    end
endcase
end

```

```

always@(posedge slow_clk or posedge reset) begin
if(reset)
    state <= 2'b00;
else
    state <= next_state;
end
endmodule

```

```

13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
21
22
23 module clkdiv(
24     input clk,
25     input reset,
26     output clk_out
27 );
28
29     reg [25:0] COUNT;
30
31     assign clk_out = COUNT[25];
32
33     always @(posedge clk)
34     begin
35         if(reset)
36             COUNT=0;
37         else
38             COUNT=COUNT+1;
39         end
40
41     endmodule

```

## vii. Test Bench of System

```
module tb_rising_edge_detector;

    reg clk;
    reg signal;
    reg reset;
    wire outedge;

    rising_edge_detector DUT (
        .clk(clk),
        .signal(signal),
        .reset(reset),
        .outedge(outedge)
    );

    // Instantiate clkdiv


    always #10 clk = ~clk; // 10 ns period = 100 MHz

    initial begin
        clk = 0;
        signal = 0;

43     clk = 0;
44     signal = 0;
45     reset=1;
46     #20
47     reset=0;
48     #100
49     signal=1;
50     #100
51     signal=0;
52     #100
53     signal=1;
54     #100
55     signal=0;
56     #100
57     signal=1;
58     #100
59     signal=0;
60     #100 $finish;
61     end
62
63 endmodule
64
```



# viii. Simulation Waveform



## ix. Constraints File

```
1  ## Clock signal - Uncomment if needed (will be used in future labs)
2  set_property PACKAGE_PIN W5 [get_ports {clk}]
3      set_property IOSTANDARD LVCMOS33 [get_ports {clk}]
4      create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports {clk}]
5
6  # Switches
7  ## Connects pin V17 (SW0 on the board) to input a in our gate module
8  set_property PACKAGE_PIN V17 [get_ports {signal}]
9  ## Sets the switch to use 3.3V logic
10     set_property IOSTANDARD LVCMOS33 [get_ports {signal}]
11
12  ### Connects pin V16 (SW1 on the board) to input b in our gate module
13  #set_property PACKAGE_PIN V16 [get_ports {b}]
14
15  ## LEDs
16  ## Connects the output c in our gate module to pin U16 (LED0 on-board)
17  set_property PACKAGE_PIN U16 [get_ports {outedge}]
18  ## Sets the LED to use 3.3V logic
19      set_property IOSTANDARD LVCMOS33 [get_ports {outedge}]
20
21  ##Buttons
22  set_property PACKAGE_PIN U18 [get_ports {reset}]
23      set_property IOSTANDARD LVCMOS33 [get_ports {reset}]
24  #set_property PACKAGE_PIN T18 [get_ports btnU]
25      #set_property IOSTANDARD LVCMOS33 [get_ports btnU]
26  #set_property PACKAGE_PIN W19 [get_ports {call_button}]
```

## Part 3

### x. Completed Design Files of all Modules in the System

```
1  timescale 1ns / 1ps
2
3  module time_multiplexing_main(
4      input clk,
5      input reset,
6      input [15:0] sw,
7      output [3:0] an,
8      output [6:0] sseg,
9      output slow_clk,
10     output [7:0] binary_out
11 );
12
13     wire [6:0] in0, in1, in2, in3;
14     assign binary_out = sw[7:0];
15
16     // Module instantiation of hexto7segment decoder
17     hexto7segment h0 (.x(sw[3:0]), .r(in0));
18     hexto7segment h1 (.x(sw[7:4]), .r(in1));
19     hexto7segment h2 (.x(sw[11:8]), .r(in2));
20     hexto7segment h3 (.x(sw[15:12]), .r(in3));
21
22     // Module instantiation of clock divider
23     clkdiv c0(.clk(clk), .reset(reset), .clk_out(slow_clk));
24
25     // Module instantiation of the multiplexer
26     time_mux_state_machine fl_inst(
27         .clk (slow_clk),
28         .reset (reset),
29         .in0 (in0),
30         .in1 (in1),
31         .in2 (in2),
32         .in3 (in3),
33         .an (an),
34         .sseg (sseg)
35     );
36
37 endmodule
```

```

timescale 1ns / 1ps

module time_mux_state_machine(
    input clk,
    input reset,
    input [6:0] in0,
    input [6:0] in1,
    input [6:0] in2,
    input [6:0] in3,
    output reg [3:0] an,
    output reg [6:0] sseg
);

reg [1:0] state;
reg [1:0] next_state;

//-----
// State transition logic
//-----
always @(*) begin
    case (state)
        2'b00: next_state = 2'b01; // Example
        2'b01: next_state = 2'b10;
        2'b10: next_state = 2'b11;
        2'b11: next_state = 2'b00;
    endcase
end

//-----
// Multiplexer logic
//-----
always @(*) begin
    case (state)
        2'b00: sseg = in0;
        2'b01: sseg = in1;
        2'b10: sseg = in2;
        2'b11: sseg = in3;
    endcase
end

//-----
// Decoder (anode enable) logic
//-----
always @(*) begin
    case (state)
        2'b00: an = 4'b1110; // Example
        2'b01: an = 4'b1101;
        2'b10: an = 4'b1011;
        2'b11: an = 4'b0111;
    endcase
end

//-----
// Sequential state register
//-----
always @(posedge clk or posedge reset) begin
    if (reset)
        state <= 2'b00;
    else
        state <= next_state;
    end
end

endmodule

```

```

1
2
3 module hexto7segment(
4     input [3:0] x,
5     output reg [6:0] r
6 );
7
8 always @(*)
9     case(x)
10 | 4'b0000: r = 7'b1000000; // 0
11 4'b0001: r = 7'b1111001; // 1
12 4'b0010: r = 7'b0100100; // 2
13 4'b0011: r = 7'b0110000; // 3
14 4'b0100: r = 7'b0011001; // 4
15 4'b0101: r = 7'b0010010; // 5
16 4'b0110: r = 7'b0000010; // 6
17 4'b0111: r = 7'b1111000; // 7
18 4'b1000: r = 7'b0000000; // 8
19 4'b1001: r = 7'b0010000; // 9
20 4'b1010: r = 7'b0001000; // A
21 4'b1011: r = 7'b0000011; // b
22 4'b1100: r = 7'b1000110; // C
23 4'b1101: r = 7'b0100001; // d
24 4'b1110: r = 7'b0000110; // E
25 4'b1111: r = 7'b0001110; // F
26 endcase
27 endmodule
28

```

## xi. Test-bench of System

```
module tb_time_mux_state_machine;

reg clk;
reg reset;
reg [15:0] sw;
wire [3:0] an;
wire [6:0] sseg;
wire slow_clk;
wire [7:0] binary_out;

    time_multiplexing_main DUT (
        .clk(clk),
        .reset(reset),
        .sw(sw),
        .an(an),
        .sseg(sseg),
        .slow_clk(slow_clk),
        .binary_out(binary_out)
    );

always #5 clk = ~clk;

initial begin
    clk=0;
    reset=1;
    #50
    reset=0;
```

```
    reset=1;
    #50
    reset=0;
    #50
    sw=16'h1234;
    #250
    sw=16'h9234;
    #250
    sw=16'h9131;
    #250
    sw=16'hbCdE;
    #550
    $stop;

end
endmodule
```

xii. Simulation Waveform



### xiii. Constraints file

```
## Clock signal - Uncomment if needed (will be used in future labs)
set_property PACKAGE_PIN W5 [get_ports {clk}]
set_property IOSTANDARD LVCMOS33 [get_ports {clk}]
create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports {clk}]

# Switches
## Connects pin V17 (SW0 on the board) to input a in our gate module
set_property PACKAGE_PIN V17 [get_ports {sw[0]}]
## Sets the switch to use 3.3V logic
set_property IOSTANDARD LVCMOS33 [get_ports {sw[0]}]

### Connects pin V16 (SW1 on the board) to input b in our gate module
set_property PACKAGE_PIN V16 [get_ports {sw[1]}]
## Sets the switch to use 3.3V logic
set_property IOSTANDARD LVCMOS33 [get_ports {sw[1]}]

set_property PACKAGE_PIN W16 [get_ports {sw[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sw[2]}]
set_property PACKAGE_PIN W17 [get_ports {sw[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sw[3]}]
set_property PACKAGE_PIN W15 [get_ports {sw[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sw[4]}]
set_property PACKAGE_PIN V15 [get_ports {sw[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sw[5]}]
set_property PACKAGE_PIN W14 [get_ports {sw[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sw[6]}]
set_property PACKAGE_PIN W13 [get_ports {sw[7]}]

set_property IOSTANDARD LVCMOS33 [get_ports {sw[6]}]
set_property PACKAGE_PIN W13 [get_ports {sw[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sw[7]}]
set_property PACKAGE_PIN V2 [get_ports {sw[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sw[8]}]
set_property PACKAGE_PIN T3 [get_ports {sw[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sw[9]}]
set_property PACKAGE_PIN T2 [get_ports {sw[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sw[10]}]
set_property PACKAGE_PIN R3 [get_ports {sw[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sw[11]}]
set_property PACKAGE_PIN W2 [get_ports {sw[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sw[12]}]
set_property PACKAGE_PIN U1 [get_ports {sw[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sw[13]}]
set_property PACKAGE_PIN T1 [get_ports {sw[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sw[14]}]
set_property PACKAGE_PIN R2 [get_ports {sw[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sw[15]}]

## LEDs
## Connects the output c in our gate module to pin U16 (LED0 on-board)
set_property PACKAGE_PIN U16 [get_ports {binary_out[0]}]
## Sets the LED to use 3.3V logic
set_property IOSTANDARD LVCMOS33 [get_ports {binary_out[0]}]

set_property PACKAGE_PIN E19 [get_ports {binary_out[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {binary_out[1]}]
set_property PACKAGE_PIN U19 [get_ports {binary_out[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {binary_out[2]}]
set_property PACKAGE_PIN V19 [get_ports {binary_out[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {binary_out[3]}]
set_property PACKAGE_PIN W18 [get_ports {binary_out[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {binary_out[4]}]
set_property PACKAGE_PIN U15 [get_ports {binary_out[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {binary_out[5]}]
```



```
set_property PACKAGE_PIN U15 [get_ports {binary_out[5]]}
    set_property IOSTANDARD LVCMOS33 [get_ports {binary_out[5]]}
set_property PACKAGE_PIN U14 [get_ports {binary_out[6]]}
    set_property IOSTANDARD LVCMOS33 [get_ports {binary_out[6]]}
set_property PACKAGE_PIN V14 [get_ports {binary_out[7]]}
    set_property IOSTANDARD LVCMOS33 [get_ports {binary_out[7]]}
#set_property PACKAGE_PIN V13 [get_ports {led[8]]}
    #set_property IOSTANDARD LVCMOS33 [get_ports {led[8]]}
#set_property PACKAGE_PIN V3 [get_ports {led[9]]}
    #set_property IOSTANDARD LVCMOS33 [get_ports {led[9]]}
#set_property PACKAGE_PIN W3 [get_ports {led[10]]}
    #set_property IOSTANDARD LVCMOS33 [get_ports {led[10]]}
#set_property PACKAGE_PIN U3 [get_ports {led[11]]}
    #set_property IOSTANDARD LVCMOS33 [get_ports {led[11]]}
#set_property PACKAGE_PIN P3 [get_ports {led[12]]}
    #set_property IOSTANDARD LVCMOS33 [get_ports {led[12]]}
#set_property PACKAGE_PIN N3 [get_ports {led[13]]}
    #set_property IOSTANDARD LVCMOS33 [get_ports {led[13]]}
#set_property PACKAGE_PIN P1 [get_ports {led[14]]}
    #set_property IOSTANDARD LVCMOS33 [get_ports {led[14]]}
set_property PACKAGE_PIN L1 [get_ports {slow_clk}]
    set_property IOSTANDARD LVCMOS33 [get_ports {slow_clk}]

#7 segment display
set_property PACKAGE_PIN W7 [get_ports {sseg[0]]}
    set_property IOSTANDARD LVCMOS33 [get_ports {sseg[0]]}
set_property PACKAGE_PIN W6 [get_ports {sseg[1]]}
    set_property IOSTANDARD LVCMOS33 [get_ports {sseg[1]]}
set_property PACKAGE_PIN U8 [get_ports {sseg[2]]}
    set_property IOSTANDARD LVCMOS33 [get_ports {sseg[2]]}
set_property PACKAGE_PIN V8 [get_ports {sseg[3]]}
    set_property IOSTANDARD LVCMOS33 [get_ports {sseg[3]]}
set_property PACKAGE_PIN U5 [get_ports {sseg[4]]}
    set_property IOSTANDARD LVCMOS33 [get_ports {sseg[4]]}
set_property PACKAGE_PIN V5 [get_ports {sseg[5]]}
    set_property IOSTANDARD LVCMOS33 [get_ports {sseg[5]]}
```

```
set_property PACKAGE_PIN V5 [get_ports {sseg[5]]}
    set_property IOSTANDARD LVCMOS33 [get_ports {sseg[5]]}
set_property PACKAGE_PIN U7 [get_ports {sseg[6]]}
    set_property IOSTANDARD LVCMOS33 [get_ports {sseg[6]]}

#set_property PACKAGE_PIN V7 [get_ports dp]
    #set_property IOSTANDARD LVCMOS33 [get_ports dp]

set_property PACKAGE_PIN U2 [get_ports {an[0]]}
    set_property IOSTANDARD LVCMOS33 [get_ports {an[0]]}
set_property PACKAGE_PIN U4 [get_ports {an[1]]}
    set_property IOSTANDARD LVCMOS33 [get_ports {an[1]]}
set_property PACKAGE_PIN V4 [get_ports {an[2]]}
    set_property IOSTANDARD LVCMOS33 [get_ports {an[2]]}
set_property PACKAGE_PIN W4 [get_ports {an[3]]}
    set_property IOSTANDARD LVCMOS33 [get_ports {an[3]]}

##Buttons
set_property PACKAGE_PIN U18 [get_ports {reset}]
    set_property IOSTANDARD LVCMOS33 [get_ports {reset}]
#set_property PACKAGE_PIN T18 [get_ports btnU]
    #set_property IOSTANDARD LVCMOS33 [get_ports btnU]
#set_property PACKAGE_PIN W19 [get_ports {call_button}]

#    set_property IOSTANDARD LVCMOS33 [get_ports {call_button}]

#set_property PACKAGE_PIN T17 [get_ports {cancel_button}]

#    set_property IOSTANDARD LVCMOS33 [get_ports {cancel_button}]

#set_property PACKAGE_PIN U17 [get_ports btnD]
    #set_property IOSTANDARD LVCMOS33 [get_ports btnD]
```