

High Performance Computer Architecture (CS60003)

**Dept. of Computer Science & Engineering
Indian Institute of Technology Kharagpur**

Spring 2023




Reorder Buffer

Exceptions in 000 Execution

S NO	Inst	IS	Dispatch	WR
1	DIV F10,F0,F6	1	2	42
2	LD F2,45(R3)	2	3	23
3	MUL F0,F2,F4	3	14	19
4	SUB F8,F2,F6	4	14	15

Exceptions in 000 Execution

S NO	Inst	IS	Dispatch	WR
1	DIV F10,F0,F6	1	2	42
2	LD F2,45(R3)	2	3	13
3	MUL F0,F2,F4	3	14	19
4	SUB F8,F2,F6	4	14	15



What we should have now:

1. PC for this instruction should be saved.
2. We should jump to an exception handler. The exception handler can try to fix by say making F6 a very small value.
3. If the exception handler comes back, we would be back to this instruction and start executing from here.

What we have:

1. We have executed 2, 3, 4, and only 1 has not been executed.
2. If we now go to the exception handler and come back, instruction 1 will use F0 produced by Instruction 3 and thus will never get the correct result.

Exceptions in OOO Execution

- Can also happen if the load instruction encounters a page fault.
- By the time, the data comes from the disk, the following instructions have already executed.
- So, what we want is precise exceptions:
 - An exception for which the pipeline can be stopped, so instructions that preceded the faulting instruction can complete, and subsequent instructions can be flushed and redispatched after exception handling has completed.

Branch Misprediction

S NO	Inst
1	DIV R1, R3, R4 (40 cycles)
2	BEQ R1, R2, label
3	ADD R3, R4, R5

1. Once DIV is computed we can resolve the branch.
2. So, it would take several clock cycles to realize that the branch has been mis-predicted.
3. If meanwhile, I3 is executed, R3 is already written!
4. Ideally once we realize the misprediction, we should behave as if I3 never executed, and start fetching instructions from 'label' that the branch was pointing to.
5. But here (in the ideal Tomasulo's architecture), by that time R3 could already change.
 1. So, instead of the old value of R3, now we have a new and erroneous value of R3.

Phantom Exceptions

S NO	Inst
1	DIV R1, R3, R4 (40 cycles)
2	BEQ R1, R2, label
3	ADD R3, R4, R5
4	DIV ...

Again suppose, the branch was mis-predicted as non branch.

Thus the following ADD and the 2nd DIV instructions are wrongly executed.

Now if the 2nd DIV raises an exception, it is called a phantom exception. When we come back after realizing the mis-prediction of the branch, it is too late:

the 2nd DIV already would have raised an exception handler before knowing it should not have occurred!


Correct OOO execution

- Execute OOO
- Broadcast OOO
- **But write to registers in-order!**
 - This is because if values are deposited OOO, then if we discover that one of the previous instructions should not occur (because of exceptions, or branch-misprediction), then if an OOO executed instruction has written into the registers, we have a problem!
 - But if we deposit in-order, then it implies all the previous instructions have finished execution, and all is well!

Reorder Buffer (ROB)

- We use a unit called ROB.
- Even after issue, reorder buffer:
 - Remembers program order
 - Keeps result until it is safe to write
- So, basically rather than writing to registers immediately as the result is ascertained, we would store it in the ROB.
- Then we process the ROB in-order and deposit the results in the register.
- Only then the instruction is considered fully done, which we indicate in the ROB also.

ROB Schematic



REG: At the end we have to transfer the value from the ROB to the register file, for which we need the REG field.



VAL: This is the value that we are not writing to the register. When the instruction finishes and broadcasts, it will write its value to the ROB.

2. DONE: We need a bit to note that we have a valid value in the ROB.



ROB

- It remembers the program-order.
- It temporarily stores instruction result.
- It serves as a name (tag) for the result.

Usage of ROB





Usage of ROB



ISSUE:



- Get RS (Reservation Station)
- Get ROB entry.
- Point RAT to the ROB entry (not RS entry)

Usage of ROB





In classic Tomasulo, RS is emptied only after broadcast. This is because RS number is used in the RAT. Here the RAT points to a ROB address. So here RS can be freed during DISPATCH.

Usage of ROB





Usage of ROB





BROADCAST:
Classic Tomasulo: Capture, WR to RF,
Update RAT

Usage of ROB



BROADCAST:
Classic Tomasulo: Capture, WR to RF,
Update RAT

Usage of ROB





BROADCAST:

Classic Tomasulo: Capture, WR to RF,
Update RAT



As we don't update Reg File, RAT is not updated.

Usage of ROB



In classic Tomasulo, after broadcast we are done, but here we have not yet written to the RF!

Usage of ROB



Key Differences with Classic Tomasulo

- Point RAT to ROB entry (not RS entry)
- Free RS on Dispatch (not Broadcast)
- Broadcast does not WR to RF, and does not update RAT
- New step, Commit for WR to RF and update RAT

Branch Misprediction Recovery

Instruction

LD R1, 0(R1)

BNE R1, R2, label


ADD R2, R1, R1

MUL R3, R3, R4


DIV R2, R3, R7

We predict
these instructions
are to be
executed when
actually not.

Issue/Commit



RF



RAT



Branch Misprediction Recovery

Instruction

LD R1, 0(R1)

BNE R1, R2, label


ADD R2, R1, R1

MUL R3, R3, R4


DIV R2, R3, R7

We predict
these instructions
are to be
executed when
actually not.


COMMIT



RF



RAT



Branch Misprediction Recovery

Instruction

LD R1, 0(R1)

BNE R1, R2, label


ADD R2, R1, R1

MUL R3, R3, R4


DIV R2, R3, R7

We predict
these instructions
are to be
executed when
actually not.


Commit



RF



RAT



No output,
so we
don't
rename

Branch Misprediction Recovery

Instruction

LD R1, 0(R1)

BNE R1, R2, label


ADD R2, R1, R1

MUL R3, R3, R4


DIV R2, R3, R7

We predict
these instructions
are to be
executed when
actually not.


COMMIT



RF



RAT



Branch Misprediction Recovery

Instruction

LD R1, 0(R1)

BNE R1, R2, label


ADD R2, R1, R1

MUL R3, R3, R4


DIV R2, R3, R7

We predict
these instructions
are to be
executed when
actually not.


COMMIT



RF



RAT



Branch Misprediction Recovery

Instruction

LD R1, 0(R1)



BNE R1, R2, label

ADD R2, R1, R1


MUL R3, R3, R4

DIV R2, R3, R7

We predict
these instructions
are to be
executed when
actually not.



Commit





Suppose, the LD takes a long time because it is a cache miss. The branch cannot complete, because it depends on LD. The ADD also depends on LD, hence cannot complete. But the MUL can complete. So, in original Tomasulo's algorithm the result would be written to the register file and we do not know how to recover once we know that the branch is mis-predicted.

Branch Misprediction Recovery

Instruction
LD R1, 0(R1)
BNE R1, R2, label
ADD R2, R1, R1
MUL R3, R3, R4
DIV R2, R3, R7

We predict these instructions are to be executed when actually not.



In our ROB based processor, the MUL result (say 50) goes to the ROB entry, ie here it gets written in ROB4.



Then the DIV can also begin, and its value (say 5) is written to ROB5.
The DONE bits are made 1 in the ROB.

Thus, here we just update the ROB entries, like a scratch-pad, while the registers are still unmodified.

Branch Misprediction Recovery

Instruction
LD R1, 0(R1)
BNE R1, R2, label
ADD R2, R1, R1
MUL R3, R3, R4
DIV R2, R3, R7

We predict these instructions are to be executed when actually not.



Eventually, the load is done and say it brings a value of 365 and is marked done. We are always checking if commit can be done on this instruction. It can be as it is marked done, and all previous instructions have been committed. We update the COMMIT pointer and write 365 in reg file.

Branch Misprediction Recovery

Instruction

LD R1, 0(R1)


BNE R1, R2, label

ADD R2, R1, R1

MUL R3, R3, R4

DIV R2, R3, R7
RF

We predict these instructions are to be executed when actually not.



Commit

0			
1	R1	365	✓
2	/		
3	R2		
4	R3	50	✓
5	R2	5	✓
6			
7			


Lets assume that the Branch takes longer time than the ADD. So, ADD completes and produces a value, say 730.

In Tomasulo's algorithm would we have written this to the RF?

Branch Misprediction Recovery

Instruction
LD R1, 0(R1)
BNE R1, R2, label
ADD R2, R1, R1
MUL R3, R3, R4
DIV R2, R3, R7 RF

We predict these instructions are to be executed when actually not.



Commit

0			
1	R1	365	✓
2	/		
3	R2	730	✓
4	R3	50	✓
5	R2	5	✓
6			
7			



Lets assume that the Branch takes longer time than the ADD. So, ADD completes and produces a value, say 730.

In Tomasulo's algorithm would we have written this to the RF? No! As the ADD is not the most recent instruction writing to R2, we would not have written to the RF also there. In ROB based processor, we of course just write to the ROB.

Branch Misprediction Recovery

Instruction
LD R1, 0(R1)
BNE R1, R2, label
ADD R2, R1, R1
MUL R3, R3, R4
DIV R2, R3, R7

We predict these instructions are to be executed when actually not.




Eventually, the branch is resolved. We figure that we have mis-predicted. So we mark done and can start fetching from the correct instruction. But how do we undo the wrong instructions?

Branch Misprediction Recovery

Instruction
LD R1, 0(R1)
BNE R1, R2, label
ADD R2, R1, R1
MUL R3, R3, R4
DIV R2, R3, R7

We predict these instructions are to be executed when actually not.



ROB1

ROB3

ROB4

ROB5

Commit

0	R1	365	✓
1	/	!	✓
2	R2	730	✓
3	R3	50	✓
4	R2	5	✓
5			
6			

miss

We annotate a '!' in ROB2 to indicate the branch outcome.


We continue executing the wrong instructions until the commit reaches the branch instruction.

When we commit the branch, we realize that after the branch we were fetching wrong instructions. The PC that the branch should have updated by the branch is different from the one used.

Branch Misprediction Recovery

Instruction
LD R1, 0(R1)
BNE R1, R2, label
ADD R2, R1, R1
MUL R3, R3, R4
DIV R2, R3, R7

We predict these instructions are to be executed when actually not.




Commit

0			
1	R1	365	✓
2	/	!	✓
3	R2	730	✓
4	R3	50	✓
5	R2	5	✓
6			

At that point we commit the branch. It does not write to any register, but if we see a '!' (basically a symbol for mis-prediction) we do recovery before we restart or fetch from the next correct PC.

Note, at the point of the commit of the branch, the registers contain the exact values which they should contain. All prior instructions have been committed, which means their updates have been reflected in the RF. Further none of the wrong instructions have updated the RF.

Branch Misprediction Recovery



Thus for recovery, we:

1. We reverse the issuing of the wrong instructions, simply by making the ROB empty. So, after committing of the Branch, we make Issue point to the same place as Commit. We also uncheck the done bits. Thus, we can again issue in these empty slots.
2. Also the RAT now contains wrong values. Note the RF contains correct data. So for undoing the damage, we just make the RAT to point to corresponding registers.

ROB & Exceptions

Instructions
DIV R0,R1,R2
ADD R1,...

Can be delayed : It can realize
 $R2 = 0$ much later.
The ADD is much faster!

In Tomasulo, it will
write to R1 much before
 $R2 = 0$ is detected
& that we should
jump to exception
handler & not execute
the ADD

ROB & Exceptions

Instructions

DIV R0,R1,R2

ADD R1,...

In ROB based processors, we treat the exception just as another result. Thus instead of a conventional result of the DIV, we mark ‘EXC’ (or some symbol) in the ROB, for R0.

When the DIV reaches commit, the ADD has still not committed, and everything before DIV did.

So, we simply flush everything including DIV.

Then jump to the exception handler.

Thus,

- Everything before DIV is committed.
- Everything after that including DIV is not committed.
- The exception handler should be seeing exactly this stable state.

Page Fault Exception

Instructions

LD R0,0(R2)

ADD R2,,...

When the commit reaches the page fault, we have committed everything before the page fault, but have not committed the load itself and anything after.

So, again this is a good stable point for the page fault exception handler.

When we load the page from the disk and continue executing the load, it continues seamlessly as nothing (no wrong instruction) really executed!

Phantom Exceptions

Instructions

BEQ R1,R2,label

DIV R0, R0, R5

If we predict branch is not taken, then we execute the DIV and may get an exception.

By that time, the branch is not resolved!

When we do resolve, it may be late, because the Div-by-0 has already triggered? How does the ROB handle this?

Phantom Exceptions

Instructions

BEQ R1,R2,label

DIV R0, R0, R5

If we predict branch is not taken, then we execute the DIV and may get an exception. By that time, the branch is not resolved! When we do resolve, it may be late, because the Div-by-0 has already triggered? How does the ROB handle this?

The result of the exception is marked as 'EXC' in the ROB.

As the Commit pointer reaches the branch, we determine '!' - misprediction.

So, we cancel the following instructions in the ROB (as before), as DIV onwards (anything after the branch) nothing has committed.

- ① Write Exception as a result, in the ROB
- ② Delay actual handling of exception until commit.

Exception with ROB Quiz

Instructions	Status	New Status
ADD R2,R2,R1	COMMITTED	
LW R1,0(R2)	EXECUTING	
ADD R3,R4,R5	DONE	
DIV R3,R2,R3	EXECUTING	EXCEPTION
ADD R1,R4,R4	DONE	
ADD R3,R2,R2	DONE	

What is the new status of the instructions at which the exception handler can be called?

Exception with ROB Quiz

Instructions	Status	New Status
ADD R2,R2,R1	COMMITTED	COMMITTED
LW R1,0(R2)	EXECUTING	COMMITTED
ADD R3,R4,R5	DONE	COMMITTED
DIV R3,R2,R3	EXECUTING	EXCEPTION
ADD R1,R4,R4	DONE	
ADD R3,R2,R2	DONE	

Exception with ROB Quiz

Instructions	Status	New Status
ADD R2,R2,R1	COMMITTED	COMMITTED
LW R1,0(R2)	EXECUTING	COMMITTED
ADD R3,R4,R5	DONE	COMMITTED
DIV R3,R2,R3	EXECUTING	INVALIDATE
ADD R1,R4,R4	DONE	INVALID
ADD R3,R2,R2	DONE	INVALID

RAT Updates on Commit

- In the original Tomasulo's algorithm, the write to RF took place when the RAT mentions the same RS label as the current instruction intending to write (during broadcast)
- However, with ROB, we will always write to the RF.
- This is because at any time if there is an exception, etc. we just clear the ROB and the RAT.
- The RF contains the correct register contents till the latest committed instruction.

RAT Updates on Commit

ROB

R1	$R2 + R3$
R3	$R5 + R6$
R1	$ROB1 \times R7$
R1	$R4 + R8$
R2	$R9 + ROB2$

$R1 = R1 \times R7$
R1 renamed
to ROB1

RAT

R1
R2
R3
R4

RF

R1
R2
R3
R4

INSTRUCTIONS

RAT Updates on Commit

ROB

R1	$R2 + R3$
R3	$R5 + R6$
R1	$ROB1 \times R7$
R1	$R4 + R8$
R2	$R9 + ROB2$

COMMH

SEQ

$R1 = R1 \times R7$
 $R1$ renamed
to $ROB1$

RAT

R1	ROB4
R2	ROB5
R3	ROB2
R4	

RF

R1	
R2	
R3	
R4	

(Latest
renames
mentioned)

INSTRUCTIONS

RAT Updates on Commit

ROB	ROB1
1	R1 R2 + R3
2	R3 R5 + R6
3	R1 ROB1 * R7
4	R1 R4 + R8
5	R2 R9 + ROB2

INSTRUCTIONS

before
the ROB
entry.

COMMH
SEG

$R1 = R1 * R7$
 $R1$ renamed
to $ROB1$



Note: We don't update
the RAT, as $ROB1$'s
not the recent instruction
updating R1.

RAT	RF
R1	R1 $R2 + R3$
R2	R2
R3	R3
R4	R4

(Latest
renames
mentioned)



On Commit
RF is always
updated.

RAT Updates on Commit




INSTRUCTIONS

RAT Updates on Commit




INSTRUCTIONS


RAT Updates on Commit




INSTRUCTIONS



RAT Updates on Commit



INSTRUCTIONS



ROB Example

OpCode	Operands
1 DIV	R2,R3,R4
2 MUL	R1,R5,R6
3 ADD	R3,R7,R8
4 MUL	R1,R1,R3
5 SUB	R4,R1,R5
6 ADD	R1,R4,R2

OpCode	Cycles
ADD	1
MULT	10
DIV	40

Issue → Dispatch: same cycle allowed
Free the RS
Execution next cycle

RS Fields	ROB Fields
Op DST_Tag Tag1 Tag2 Val1 Val2	Type Dst Value Done

There is 1 pipe-lined adder & 1 pipe-lined mult/div unit

RS Adder

RS MUL/MIV

Op	Dst_Tag	Tag1	Tag2	Val1	Val2

Op	Dst_Tag	Tag1	Tag2	Val1	Val2

R1	-23
R2	16
R3	45
R4	5
R5	3
R6	4
R7	1
R8	2

R1	
R2	
R3	
R4	
R5	
R6	
R7	
R8	

Type	Dst	Val	Done	I	E	W	C
				1			
				2			
				3			
				4			
				5			
				6			

RF

RFAT

ROB

ROB Example

	OpCode	Operands
1	DIV	R2,R3,R4
2	MUL	R1,R5,R6
3	ADD	R3,R7,R8
4	MUL	R1,R1,R3
5	SUB	R4,R1,R5
6	ADD	R1,R4,R2

OpCode	Cycles
ADD	1
MULT	10
DIV	40

Issue → Dispatch: same cycle allowed
Free the RS
Execution next cycle

RS Fields

Op | DST_Tag | Tag1 | Tag2 | Val1 | Val2

ROB Fields

Type | Dst | Value | Done

CYCLE = 1

RS Adder

RS MUL/MUL

Op	Dst_Tag	Tag1	Tag2	Val1	Val2

Op	Dst_Tag	Tag1	Tag2	Val1	Val2
DIV	ROB1			45	5

R1	-23
R2	16
R3	45
R4	5
R5	3
R6	4
R7	1
R8	2

R1	ROB1
R2	
R3	
R4	
R5	
R6	
R7	
R8	

Type	Dst	Val	Done	I	E	W	C
DIV	R2	9		1	1	2	42 43
				2			
				3			
				4			
				5			
				6			

ROB

RF

RF

ROB Example

	OpCode	Operands
1	DIV	R2,R3,R4
2	MUL	R1,R5,R6
3	ADD	R3,R7,R8
4	MUL	R1,R1,R3
5	SUB	R4,R1,R5
6	ADD	R1,R4,R2

OpCode	Cycles
ADD	1
MULT	10
DIV	40

Issue → Dispatch: same cycle allowed
Free the RS
Execution next cycle

RS Fields

Op | DST_Tag | Tag1 | Tag2 | Val1 | Val2

ROB Fields

Type | Dst | Value | Done

CYCLE = 2

RS Adder

RS MUL/MUL

Op	Dst_Tag	Tag1	Tag2	Val1	Val2

Op	Dst_Tag	Tag1	Tag2	Val1	Val2
MUL				3	4

R1	-23
R2	16
R3	45
R4	5
R5	3
R6	4
R7	1
R8	2

R1	ROB2
R2	ROB1
R3	
R4	
R5	
R6	
R7	
R8	

Type	Dst	Val	Done	I	E	W	C
DIV	R2	9		1	1	2	42 43
MUL	R1	12		2	2	3	13 44
				3			
				4			
				5			
				6			

RF

ROT

ROB

ROB

Example

	OpC ode	Operands
1	DIV	R2,R3,R4
2	MUL	R1,R5,R6
3	ADD	R3,R7,R8
4	MUL	R1,R1,R3
5	SUB	R4,R1,R5
6	ADD	R1,R4,R2

OpCode	Cycles
ADD	1
MULT	10
DIV	40

Issue → Dispatch: same cycle
allowed
Free the RS
Execution next cycle

RS Fields	ROB Fields
Op DST_Tag Tag1 Tag2 Val1 Val2	Type Dst Value Done

RS Adder

Cycle 3

RS multiv

Op	Dst_Tag	Tag1	Tag2	Val1	Val2
ADD	RUB3			1	2

Op	Dst_Tag	Tag1	Tag2	Val1	Val2

R1	- 23
R2	16
R3	45
R4	5
R5	3
R6	4
R7	1
R8	2
RF	

R1	ROB2
R2	ROB1
R3	ROB3
R4	
R5	
R6	
R7	
R8	

Type	Dst	Val	Done	I	E	W	C
DIV	R2	9		1	1	2	42
MUL	R1	12		2	2	3	44
ADD	R3	3		3	3	4	5
				4			
				5			
				6			

ROB

Example

OpC ode	Operands
1 DIV	R2,R3,R4
2 MUL	R1,R5,R6
3 ADD	R3,R7,R8
4 MUL	R1,R1,R3
5 SUB	R4,R1,R5
6 ADD	R1,R4,R2

OpCode	Cycles
ADD	1
MULT	10
DIV	40

Issue → Dispatch: same cycle
allowed
Free the RS
Execution next cycle

RS Fields	ROB Fields
Op DST_Tag Tag1 Tag2 Val1 Val2	Type Dst Value Done

RS Adder

Cycle 4

RS MULTIV

Op	Dst_Tag	Tag1	Tag2	Val1	Val2

Op	Dst_Tag	Tag1	Tag2	Val1	Val2
MUL	ROB4	ROB2	ROB3		

R1	- 23
R2	16
R3	45
R4	5
R5	3
R6	4
R7	1
R8	2
RF	

R1	ROB2 → ROB4
R2	ROB1
R3	ROB3
R4	
R5	
R6	
R7	
R8	

Type	Dst	Val	Done	I	E	W	C
DIV	R2	9		1	1	2	42
MUL	R1	12		2	2	3	13
ADD	R3	3		3	3	4	5
MUL	R1			4	4		
				5			
				6			
ROB							

ROB

Example

	OpC ode	Operands
1	DIV	R2,R3,R4
2	MUL	R1,R5,R6
3	ADD	R3,R7,R8
4	MUL	R1,R1,R3
5	SUB	R4,R1,R5
6	ADD	R1,R4,R2

OpCode	Cycles
ADD	1
MULT	10
DIV	40

Issue → Dispatch: same cycle
allowed
Free the RS
Execution next cycle

RS Fields	ROB Fields
Op DST_Tag Tag1 Tag2 Val1 Val2	Type Dst Value Done

RS Adder

CYCLE 5

RS MULTIV

Op	Dst_Tag	Tag1	Tag2	Val1	Val2
SUB	R0B5	R0B4			3

Op	Dst_Tag	Tag1	Tag2	Val1	Val2
MUL	ROB4	ROB2	ROB3		3

R1	- 23
R2	16
R3	45
R4	5
R5	3
R6	4
R7	1
R8	2
RF	

R1	ROB2 → ROB4
R2	ROB1
R3	ROB3
R4	ROB5
R5	
R6	
R7	
R8	

ROB Example

	OpCode	Operands
1	DIV	R2,R3,R4
2	MUL	R1,R5,R6
3	ADD	R3,R7,R8
4	MUL	R1,R1,R3
5	SUB	R4,R1,R5
6	ADD	R1,R4,R2

OpCode	Cycles
ADD	1
MULT	10
DIV	40

Issue → Dispatch: same cycle allowed
Free the RS
Execution next cycle

RS Fields

Op | DST_Tag | Tag1 | Tag2 | Val1 | Val2

ROB Fields

Type | Dst | Value | Done

CYCLE=6

RS Adder

RS MUL/MIV

Op	Dst_Tag	Tag1	Tag2	Val1	Val2
SUB	ROB5	ROB4			3
ADD	ROB6	ROB5	ROB1		

Op	Dst_Tag	Tag1	Tag2	Val1	Val2
MUL	ROB4	ROB2	ROB3		3

R1	-23
R2	16
R3	45
R4	5
R5	3
R6	4
R7	1
R8	2

R1	ROB2 → ROB4
R2	ROB1
R3	ROB3
R4	ROB5
R5	
R6	
R7	
R8	

Type	Dst	Val	Done	I	E	W	C
DIV	R2	9		1	1	2	42 43
MUL	R1	12		2	2	3	13 44
ADD	R3	3	✓	3	3	4	5 45
MUL	R1			4	4		
SUB	R4			5	5		
ADD	R1			6	6		

ROB Example

	OpCode	Operands
1	DIV	R2,R3,R4
2	MUL	R1,R5,R6
3	ADD	R3,R7,R8
4	MUL	R1,R1,R3
5	SUB	R4,R1,R5
6	ADD	R1,R4,R2

OpCode	Cycles
ADD	1
MULT	10
DIV	40

Issue → Dispatch: same cycle allowed
Free the RS
Execution next cycle

RS Fields

Op | DST_Tag | Tag1 | Tag2 | Val1 | Val2

ROB Fields

Type | Dst | Value | Done

CYCLE = 13

RS Adder

RS MUL/MIV

Op	Dst_Tag	Tag1	Tag2	Val1	Val2
SUB	ROB5	ROB4			3
ADD	ROB6	ROB5	ROB1		

Op	Dst_Tag	Tag1	Tag2	Val1	Val2
MUL	ROB4	ROB1	ROB3	12	3

R1	-23
R2	16
R3	45
R4	5
R5	3
R6	4
R7	1
R8	2

R1	ROB2 → ROB4
R2	ROB1
R3	ROB3
R4	ROB5
R5	
R6	
R7	
R8	-

Type	Dst	Val	Done	I	E	W	C
DIV	R2	9		1	1	2	42 43
MUL	R1	12	✓	2	2	3	13. 44
ADD	R3	3	✓	3	3	4	5 45
MUL	R1	36		4	4		
SUB	R4			5	5		
ADD	R1			6	6		

RF

RAT

ROB

ROB Example

	OpCode	Operands
1	DIV	R2,R3,R4
2	MUL	R1,R5,R6
3	ADD	R3,R7,R8
4	MUL	R1,R1,R3
5	SUB	R4,R1,R5
6	ADD	R1,R4,R2

OpCode	Cycles
ADD	1
MULT	10
DIV	40

Issue → Dispatch: same cycle allowed
Free the RS
Execution next cycle

RS Fields

Op | DST_Tag | Tag1 | Tag2 | Val1 | Val2

ROB Fields

Type | Dst | Value | Done

CYCLE = 14

RS Adder

RS MUL/MIV

Op	Dst_Tag	Tag1	Tag2	Val1	Val2
SUB	ROB5	ROB4			3
ADD	ROB6	ROB5	ROB1		

Op	Dst_Tag	Tag1	Tag2	Val1	Val2

R1	-23
R2	16
R3	45
R4	5
R5	3
R6	4
R7	1
R8	2

R1	ROB2 → ROB4
R2	ROB1
R3	ROB3
R4	ROB5
R5	
R6	
R7	
R8	

Type	Dst	Val	Done	I	E	W	C
DIV	R2	9		1	1	2	42 43
MUL	R1	12	✓	2	2	3	13 44
ADD	R3	3	✓	3	3	4	5 45
MUL	R1	36		4	4	14	24
SUB	R4			5	5		
ADD	R1			6	6		

RF

ROT

ROB

ROB Example

	OpCode	Operands
1	DIV	R2,R3,R4
2	MUL	R1,R5,R6
3	ADD	R3,R7,R8
4	MUL	R1,R1,R3
5	SUB	R4,R1,R5
6	ADD	R1,R4,R2

OpCode	Cycles
ADD	1
MULT	10
DIV	40

Issue → Dispatch: same cycle allowed
Free the RS
Execution next cycle

RS Fields

Op | DST_Tag | Tag1 | Tag2 | Val1 | Val2

ROB Fields

Type | Dst | Value | Done

Cycle = 24

RS Adder

RS MUL/MIV

Op	Dst_Tag	Tag1	Tag2	Val1	Val2
SUB	ROB5	ROB4		36	3
ADD	ROB6	ROB5	ROB1		

Op	Dst_Tag	Tag1	Tag2	Val1	Val2

R1	-23
R2	16
R3	45
R4	5
R5	3
R6	4
R7	1
R8	2

R1	ROB2 → ROB4
R2	ROB1
R3	ROB3
R4	ROB5
R5	
R6	
R7	
R8	

Type	Dst	Val	Done	I	E	W	C
DIV	R2	9		1	1	2	42 43
MUL	R1	12	✓	2	2	3	13 44
ADD	R3	3	✓	3	3	4	5 45
MUL	R1	36	✓	4	4	14	24
SUB	R4			5	5		
ADD	R1			6	6		

ROB

Example

	OpC ode	Operands
1	DIV	R2,R3,R4
2	MUL	R1,R5,R6
3	ADD	R3,R7,R8
4	MUL	R1,R1,R3
5	SUB	R4,R1,R5
6	ADD	R1,R4,R2

OpCode	Cycles
ADD	1
MULT	10
DIV	40

Issue → Dispatch: same cycle
allowed
Free the RS
Execution next cycle

RS Fields	ROB Fields
Op DST_Tag Tag1 Tag2 Val1 Val2	Type Dst Value Done

RS Adder

Cycle = 25

RS multiv

Op	Dst_Tag	Tag1	Tag2	Val1	Val2
SUB	ROB5	ROB4		36	3
ADD	ROB6	ROB5	ROB1		

Op	Dst_Tag	Tag1	Tag2	Val1	Val2

R1	- 23
R2	16
R3	45
R4	5
R5	3
R6	4
R7	1
R8	2
RF	

R1	ROB2 → ROB4 ↑
R2	ROB1
R3	ROB3
R4	ROB5
R5	
R6	
R7	
R8	

Type	Dst	Val	Done	I	E	W	C
DIV	R2	9		1	1	2	42
MUL	R1	12	✓	2	2	3	13
ADD	R3	3	✓	3	3	4	5
MUL	R1	36	✓	4	4	14	24
SUB	R4	33		5	5	25	26
ADD	R1			6	6		
	ROB						

ROB Example

	OpCode	Operands
1	DIV	R2,R3,R4
2	MUL	R1,R5,R6
3	ADD	R3,R7,R8
4	MUL	R1,R1,R3
5	SUB	R4,R1,R5
6	ADD	R1,R4,R2

OpCode	Cycles
ADD	1
MULT	10
DIV	40

Issue → Dispatch: same cycle allowed
Free the RS
Execution next cycle

RS Fields

Op | DST_Tag | Tag1 | Tag2 | Val1 | Val2

ROB Fields

Type | Dst | Value | Done

CYCLE 26

RS Adder

RS MUL/MIV

Op	Dst_Tag	Tag1	Tag2	Val1	Val2
ADD	ROB6	ROB5	ROB1	33	

Op	Dst_Tag	Tag1	Tag2	Val1	Val2

R1	-23
R2	16
R3	45
R4	5
R5	3
R6	4
R7	1
R8	2

R1	ROB2 → ROB4
R2	ROB1
R3	ROB3
R4	ROB5
R5	
R6	
R7	
R8	

Type	Dst	Val	Done	I	E	W	C
DIV	R2	9		1	1	2	42 43
MUL	R1	12	✓	2	2	3	13. 44
ADD	R3	3	✓	3	3	4	5 45
MUL	R1	36	✓	4	4	14	24
SUB	R4	33	✓	5	5	25	26
ADD	R1			6	6		

RF

ROT

ROB

ROB Example

	OpCode	Operands
1	DIV	R2,R3,R4
2	MUL	R1,R5,R6
3	ADD	R3,R7,R8
4	MUL	R1,R1,R3
5	SUB	R4,R1,R5
6	ADD	R1,R4,R2

OpCode	Cycles
ADD	1
MULT	10
DIV	40

Issue → Dispatch: same cycle allowed
Free the RS
Execution next cycle

RS Fields

Op | DST_Tag | Tag1 | Tag2 | Val1 | Val2

ROB Fields

Type | Dst | Value | Done

Cycle = 42

RS Adder

RS MUL/MIV

Op	Dst_Tag	Tag1	Tag2	Val1	Val2
ADD	R0B6	R0B5	R0B2	33	9

Op	Dst_Tag	Tag1	Tag2	Val1	Val2

R1	-23
R2	16
R3	45
R4	5
R5	3
R6	4
R7	1
R8	2

R1	R0B2 → R0B4
R2	R0B1
R3	R0B3
R4	R0B5
R5	
R6	
R7	
R8	

Type	Dst	Val	Done	I	E	W	C
DIV	R2	9	✓	1	1	2	43
MUL	R1	12	✓	2	2	3	44
ADD	R3	3	✓	3	3	4	45
MUL	R1	36	✓	4	4	14	24
SUB	R4	33	✓	5	5	25	26
ADD	R1	42	✓	6	6	43	44

ROB

Example

OpC ode	Operands
1 DIV	R2,R3,R4 ✓
2 MUL	R1,R5,R6
3 ADD	R3,R7,R8
4 MUL	R1,R1,R3
5 SUB	R4,R1,R5
6 ADD	R1,R4,R2

OpCode	Cycles
ADD	1
MULT	10
DIV	40

Issue → Dispatch: same cycle
allowed
Free the RS
Execution next cycle

RS Fields

Op | DST_Tag | Tag1 | Tag2 | Val1 | Val2

ROB Fields

RS Adder

CYCLE 43

RS MULTIV

Op	Dst_Tag	Tag1	Tag2	Val1	Val2

Op	Dst_Tag	Tag1	Tag2	Val1	Val2
→ on this (R0B1) is indeed latest remaining done for R0					

→ on this (R0B1) is indeed latest remaining done for R2

R1	- 23
R2	✓ 69
R3	45
R4	5
R5	3
R6	4
R7	1
R8	2
	RF

R1	ROB2 → ROB4
R2	ROB1
R3	ROB3
R4	ROB5
R5	
R6	
R7	
R8	

Type	Dst	Val	Done	I	E	W	C
MUL	R2	9	✓	1	1	2	42
MUL	R1	12	✓	2	2	3	13
ADD	R3	3	✓	3	3	4	45
MUL	R1	36	✓	4	4	14	24
SUB	R4	33	✓	5	5	25	26
ADD	R1	42		6	6	43	44
		ROB					

ROB Example

	OpCode	Operands
1	DIV	R2,R3,R4 ✓
2	MUL	R1,R5,R6 ✓
3	ADD	R3,R7,R8
4	MUL	R1,R1,R3
5	SUB	R4,R1,R5
6	ADD	R1,R4,R2

OpCode	Cycles
ADD	1
MULT	10
DIV	40

Issue → Dispatch: same cycle allowed
Free the RS
Execution next cycle

RS Fields

Op | DST_Tag | Tag1 | Tag2 | Val1 | Val2

ROB Fields

Type | Dst | Value | Done

Cycle = 44

RS Adder

RS MUL/MIV

Op	Dst_Tag	Tag1	Tag2	Val1	Val2

Op	Dst_Tag	Tag1	Tag2	Val1	Val2

R1	-23	12
R2	16	9
R3	45	
R4	5	
R5	3	
R6	4	
R7	1	
R8	2	

R1	R1	ROB2 → ROB4
R2	R2	ROB1
R3	R3	ROB3
R4	R4	ROB5
R5	R5	
R6	R6	
R7	R7	
R8	R8	

RAT

Type	Dst	Val	Done
DIV	R2	9	✓
MUL	R1	12	✓
ADD	R3	3	✓
MUL	R1	36	✓
SUB	R4	33	✓
ADD	R1	42	✓

ROB

I	E	W	C
1	1	2	42 43
2	2	3	13. 44
3	3	4	5 45
4	4	14	24
5	5	25	26
6	6	43	44

RF

we don't update RAT as its result is not ROB2

ROB Example

	OpCode	Operands
1	DIV	R2,R3,R4 ✓
2	MUL	R1,R5,R6 ✓
3	ADD	R3,R7,R8
4	MUL	R1,R1,R3
5	SUB	R4,R1,R5
6	ADD	R1,R4,R2

OpCode	Cycles
ADD	1
MULT	10
DIV	40

Issue → Dispatch: same cycle allowed
Free the RS
Execution next cycle

RS Fields

Op | DST_Tag | Tag1 | Tag2 | Val1 | Val2

ROB Fields

Type | Dst | Value | Done

CYCLE = 45

RS Adder

RS MUL/MUL

Op	Dst_Tag	Tag1	Tag2	Val1	Val2

Op	Dst_Tag	Tag1	Tag2	Val1	Val2

R1	-2/3	12
R2	16	9
R3	65	3
R4	5	
R5	3	
R6	4	
R7	1	
R8	2	

R1	R1	ROB2 → ROB4
R2	R2	ROB1
R3	R3	ROB3 Commit
R4	R4	ROB5
R5	R5	
R6	R6	
R7	R7	
R8	R8	

Type	Dst	Val	Done	I	E	W	C
DIV	R2	9	✓	1	1	2	42 43
MUL	R1	12	✓	2	2	3	13. 44
ADD	R3	3	✓	3	3	4	5 45
MUL	R1	36	✓	4	4	14	24
SUB	R4	33	✓	5	5	25	26
ADD	R1	42	✓	6	6	43	44

ROB

RAT

RF

ROB Example

OpCode	Operands
DIV	R2,R3,R4 ✓
MUL	R1,R5,R6 ✓
ADD	R3,R7,R8 ✓
MUL	R1,R1,R3 ✓
SUB	R4,R1,R5
ADD	R1,R4,R2

OpCode	Cycles
ADD	1
MULT	10
DIV	40

Issue → Dispatch: same cycle allowed
Free the RS
Execution next cycle

RS Fields

Op | DST_Tag | Tag1 | Tag2 | Val1 | Val2

ROB Fields

Type | Dst | Value | Done

Cycle = 46

RS Adder

RS MUL/MIV

Op	Dst_Tag	Tag1	Tag2	Val1	Val2

Op	Dst_Tag	Tag1	Tag2	Val1	Val2

R1	-2/3	1/2	3/6		
R2	1/6	9			
R3	45	3			
R4	5				
R5	3				
R6	4				
R7	1				
R8	2				

R1	R1	ROB2 → ROB4		
R2	R2	ROB1		
R3	R3	ROB3	Commit	
R4	R4	ROB5		
R5	R5			
R6	R6			
R7	R7			
R8	R8			

Type	Dst	Val	Done	I	E	W	C
DIV	R2	9	✓	1	1	2	42 43
MUL	R1	12	✓	2	2	3	13. 44
ADD	R3	3	✓	3	3	4	5 45
MUL	R1	36	✓	4	4	14	24 46
SUB	R4	33	✓	5	5	25	26
ADD	R1	42	✓	6	6	43	44

ROB

ROB Example

OpCode	Operands
DIV	R2,R3,R4 ✓
MUL	R1,R5,R6 ✓
ADD	R3,R7,R8 ✓
MUL	R1,R1,R3 ✓
SUB	R4,R1,R5 ✓
ADD	R1,R4,R2

OpCode	Cycles
ADD	1
MULT	10
DIV	40

Issue → Dispatch: same cycle allowed
Free the RS
Execution next cycle

RS Fields

Op | DST_Tag | Tag1 | Tag2 | Val1 | Val2

ROB Fields

Type | Dst | Value | Done

Cycle = 47

RS Adder

RS MUL/MIV

Op	Dst_Tag	Tag1	Tag2	Val1	Val2

Op	Dst_Tag	Tag1	Tag2	Val1	Val2

R1	-2/3	1/2	3/6		
R2	1/6	9			
R3	45	3			
R4	5	33			
R5	3				
R6	4				
R7	1				
R8	2				

R1	R1	ROB2 → ROB4		
R2	R2	ROB1		
R3	R3	ROB3	Commit	
R4	R4	ROB5		
R5	R5			
R6	R6			
R7	R7			
R8	R8			

Type	Dst	Val	Done	I	E	W	C
DIV	R2	9	✓	1	1	2	42 43
MUL	R1	12	✓	2	2	3	13. 44
ADD	R3	3	✓	3	3	4	5 45
MUL	R1	36	✓	4	4	14	24 46
SUB	R4	33	✓	5	5	25	26 47
ADD	R1	42	✓	6	6	43	44

ROB

ROB Example

OpCode	Operands
DIV	R2,R3,R4 ✓
MUL	R1,R5,R6 ✓
ADD	R3,R7,R8 ✓
MUL	R1,R1,R3 ✓
SUB	R4,R1,R5 ✓
ADD	R1,R4,R2 ✓

OpCode	Cycles
ADD	1
MULT	10
DIV	40

Issue → Dispatch: same cycle allowed
Free the RS
Execution next cycle

RS Fields

Op | DST_Tag | Tag1 | Tag2 | Val1 | Val2

ROB Fields

Type | Dst | Value | Done


Cycle = 48

RS Adder

RS MUL/MIV

Op	Dst_Tag	Tag1	Tag2	Val1	Val2

Op	Dst_Tag	Tag1	Tag2	Val1	Val2



Type	Dst	Val	Done	I	E	W	C
DIV	R2	9	✓	1	1	2	42
MUL	R1	36	✓	2	2	3	13.
ADD	R3	3	✓	3	3	4	45
MUL	R1	36	✓	4	4	14	46
SUB	R4	33	✓	5	5	25	47
ADD	R1	42	✓	6	6	43	48

Timing Example

- Free RS on Broadcast, not dispatch
 - Issue, Capture, dispatch same cycle
— execute next cycle
- ADD: 1 cycle
 MUL: 10 cycles, Div: 40 cycles.

RSS.

3 Add/Sub

2 Mult/Div

.		IS	Exec	WR	Commit	Comments
DIV	R2,R3,R4					
MUL	R1,R5,R6					
ADD	R3,R7,R8					
MUL	R1,R1,R3					
SUB	R4,R1,R5					
ADD	R1,R4,R2					

Timing Example

- Free RS on Broadcast, not dispatch
 - Issue, Capture, dispatch same cycle
— execute next cycle
- ADD: 1 cycle
 MUL: 10 cycles, Div: 40 cycles.

RSs.

3 Add/Sub

2 Mult/Div

		IS	Exec	WR	Commit	Comments
DIV	R2,R3,R4	1	2	42	43	
MUL	R1,R5,R6	2	3	13	44	
ADD	R3,R7,R8	3	4	5	45	
MUL	R1,R1,R3	14	15	25	46	Need RS.
SUB	R4,R1,R5	15	26	27	47	Depends on R1
ADD	R1,R4,R2	16	43	44	48	Depends on R2

BCAST me Add/Sub and one MUL/DIV per cycle
 Commit upto 2 ins/cycle
 Free RS on dispatch


Add: 1 cycle
 Mult: 2 cycles
 Div : 4 cycles

#RS: 2 Mult/Div
 3 Add/Sub.

		IS	Exec	WR	Commit	Comments
DIV	R2,R3,R4	1	2	6	7 } 7 }	2 commits allowed
MUL	R1,R5,R6	2	3	5	7 }	{ Both can ~ broadcast
ADD	R3,R7,R8	3	4	5	8 }	{ Diff exec units
MUL	R1,R1,R2	4	7	9	10 }	
SUB	R4,R2,R5	5	7	8	10 }	
ADD	R1,R4,R3	6	9	10	11 }	

Unified Reservation Stations

- We have seen so far separate RSs for the execution units.
 - As a consequence, even if there are free RSs in the other type of Execution units we cannot issue in them.
- Also because, the issue is in-order, so sub-sequent issues are also held-up.
- So, modern processors try a unified RS architecture.



Superscalar Processors

- For a ROB based processor to be superscalar:
 - Fetch > 1 instructions/cycle
 - Decode > 1 instructions/cycle
 - Issue > 1 instructions/cycle
 - Dispatch > 1 instructions/cycle
 - Broadcast > 1 instructions/cycle
 - Commit > 1 instructions/cycle
- The IPC is restricted by the narrowest step

What is really Out-of-Order?

- Fetch
 - Decode
 - Issue
 - Exec
 - Broadcast
 - Commit
- } Inorder
- } Out of Order respecting true dependencies
- } Inorder
- (RETIRED)

Memory Access Ordering

- We have seen OOO processors track when one instruction uses register values produced by another instruction.
- However loads and store instructions can access same memory locations, without using the same register!
 - How do we handle them in the OOO processor?
 - Does loads and stores need to be done strictly in program order?
 - Can we reorder them?

Handling Dependencies

- Control Dependencies: Branch Prediction
- False Dependencies: Register Renaming
- True Dependencies: Respected by Tomasulo's Algorithm
- What about memory dependencies?


sw R1, 0(\$R3)
 Lw R2, 0(\$R4)

} there could be a dependency
if the addresses are same
⇒ in which case we have to
do inorder.

g: How do we handle them?

When do we allow stores to write?

- During Commit:
 - It is unsafe to write memory before it is committed.
 - Because in case of exception/branch miss if it is cancelled, we have to undo the effect of a memory write.
 - This is unstable, as we have seen.
- But then does the load have to wait till the stores are committed?
 - That would be very late.
 - Ideally, we would like to get data loaded into registers as soon as possible, to be used in other following instructions.
 - For this we shall be introducing another hardware unit, called the load-store queue (LSQ).



Thank You!