

Wodule 11

Das & Mitra

Objectives & Outline

Generation

Bubble Sort

Scheme B
Optimal Algorithm

Peephole Optimizations

Module 11: CS31003: Compilers

Simple Code Generators

Partha Pratim Das & Pralay Mitra

Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur

ppd@cse.iitkgp.ac.in; pralay@cse.iitkgp.ac.in

October 26 & November 01, 2021



Module Objectives

Das & Mitr

Objectives & Outline

Issues in Cod Generation

Bubble Sort

Scheme B Optimal Algorithm

Peephole

- Code Generation Main Issues
- Samples of Generated Code
- Two Simple Code Generators
- Optimal Code Generation
 - o Sethi-Ullman Algorithm
- Peephole Optimization



Module Outline

Dae & Mitr

Objectives & Outline

Objectives & Outline

2 Issues in Code Generation

Scheme A

Bubble Sort

4 Scheme B

Optimal Algorithm

• Optimal Algorithm



Code Generation – Main Issues (1)

....

Das & Mitra

Objectives & Outline

Issues in Code Generation

Scheme A

Scheme B Optimal Algorithm

Optimal Algorithm

```
    Transformation
```

- $\circ \ \ \text{Intermediate code} \to m/c \ \text{code (binary or assembly)}$
- We assume that quads, CFG and ST are available
- Which instructions to generate?
 - \circ For the quadruple A = A+1, we may generate:

```
Inc A
or
Load A, R1
Add #1, R1
Store R1, A
```

- o One sequence is faster than the other



Code Generation – Main Issues (2)

Das & Mitr

Objectives & Outline

Issues in Code Generation

Bubble Sort

Optimal Algorithm

Peephole

- In which order?
 - o Some orders may use fewer registers and/or may be faster
- Which registers to use?
 - o Optimal assignment of registers to variables is difficult to achieve
- Optimize for memory, time or power?
- Is the code generator easily re-target-able to other machines?
 - Can the code generator be produced automatically from specifications of the machine?



Samples of Generated Code

Dag & Mitra

Objectives & Outline

Issues in Code Generation

Bubble Sort

Scheme B

Optimal Algorithm

```
B = A[i]
Load i, R1 // R1 = i
Mult R1, 4, R1 // R1 = R1 * 4
// each element of array
// A is 4 bytes long
Load A(R1), R2 // R2 = (A + R1)
Store R2. B // B = R2
```

```
• X[j] = Y
Load Y, R1 // R1 = Y
Load j, R2 // R2 = j
Mult R2, 4, R2 // R2 = R2 * 4
Store R1, X(R2)// (X + R2) = R1
```

```
X = *p
Load p, R1
Load 0(R1), R2 // R2 = (0 + R1)
Store R2, X
*q = Y
Load Y, R1
Load q, R2
Store R1, 0(R2) // (0 + R2) = R1
if X < Y gate I</li>
```

```
• if X < Y goto L

Load X, R1

Load Y, R2

Cmp R1, R2

Bltz L // Branch on less than 0
```



A Simple Code Generator: Scheme A

Scheme A

• Treat each quadruple as a macro

• Example: The quad A := B + C will result in:

Load B, R1 OR Load B, R1 Load C, R2 Add R2, R1 Add C, R1 Store R1, A Store R1, A

- Results in inefficient code
 - ▶ Repeated load/store of registers
- Very simple to implement



Sample Code Generation: Bubble Sort Three Address Code

Wodule 11


Objectives &

Generatio

Bubble Sort

Scheme B
Optimal Algorithm

Peephole Optimizations • Three Address Code for Bubble Sort as generated by syntax directed translation





Sample Code Generation: Bubble Sort Liveness after LCSE, GCSE Optimization

Das & Mitra

Objectives &

Generation


Scheme A

Bubble Sort

Scheme B
Optimal Algorithm

Peephole

 Three Address Code Optimized by peephole, LCSE by VN and GCSE by DFA. Finally, live variables are computed by DFA






Sample Code Generation: Bubble Sort Global Register Allocation

- le 11
- _____
- Outline
- Generation
- Bubble Sort
- Scheme B
- Optimal Algorithm

- Registers are allocated globally using graph coloring based on the liveness information
- Variables are replaced by respective registers





Sample Code Generation: Bubble Sort Linearized and Optimized Target Code

• The CFG is linearized and further optimized to get the final target code

Linearizing the CFG Final Code. # Reg. = 6 Traverse CFG : store r5, i a Manage Control Flow : r1 = load arr 101A: store r3, t0 a : r2 = load n DFA for load/store No Fall through B1 : r5 = 0 Fall through t r5 = load i a : r3 = load t0 a 102: if r5 >= r3 goto 133 (B12) : goto B2 // r5 has i B5 : r3 = load t0 a Eall through : r5 - load 1 a 133: return B12 106: r2 = 0 B4 : if r2 >= r3 goto B11 // r5 has i No Fall through : r5 = load i a B11 : r3 = load t0 a : r6 - r1(r5) 104: r5 = r5 + 1: r5 = load i a : store r5. i a 108: r3 = r3 - r5 : r4 = r3 << 2 105+ goto 101 (B2) 109: if r2 >= r3 goto 104 (B11) : if r6 <= r2 goto B8 Fall through 89 : r5 = r1 + r5· Flip (some) conditions : r5 = r1 + r4 114: r6 = r1[r5] to make fall through more likely (102, 109, No Fall through BR : r2 = r3 116: r4 = r3 << 2 1 dotto B5 Remove redundant goto's B11: r5 = load i a-// load-load (B5) 118: if r6 <= r2 goto 111 (BR) on straight fall through Fall through (105, 132) B2 + r5 = load i a // store-load (B11) · Introduce goto's for 126: v5 - v1 + v5 - **D9** 111: r2 - r3 B8 B2 : r3 = load t0 a unrealizable fall 112: goto 107 (B5) : if r5 >= r3 goto B12 through (106, 101A) 130: r5 - r1 + r4 B4 : r2 - 0 · Optimize redundant load 131: *r5 = r6 : goto B5 (B5-B11) & (B11-B2) 132: goto 111 (B8) B12: return · Load arr and n in the Fall through beginning

Module 11

Objectives & Outline

Generation

Bubble Sort

Scheme B
Optimal Algorithm



A Simple Code Generator: Scheme B

Scheme B

Track values in registers and reuse them

 $\circ\,$ If any operand is already in a register, take advantage of it

Register Descriptors

- ▷ A single register can contain values of multiple names, if they are all copies
- Address Descriptors

 - A single name may have its value in multiple locations, such as, memory, register, and stack



A Simple Code Generator: Scheme B

Module 11

Das & Mitr

Objectives Outline

Scheme A

Scheme B

Optimal Algorithm

• Leave computed result in a register as long as possible

- Store only at the end of a basic block or when that register is needed for another computation
 - On exit from a basic block, store only live variables which are not in their memory locations already (use address descriptors to determine the latter)
 - o If liveness information is not known, assume that all variables are live at all times



Example

Das & Mit

Objectives & Outline

Scheme A

Scheme B Optimal Algorithm

Optimal Algorithm

Peephole

```
A := B + C
```

- If B and C are in registers R1 and R2, then generate
 - ADD R2, R1 (cost = 1, result in R1)
 - ▷ legal only if B is not live after the statement
- If R1 contains B, but C is in memory
 - o ADD C, R1 (cost = 2, result in R1)

or

- o LOAD C, R2
 ADD R2, R1 (cost = 3, result in R1)
 - ▷ legal only if B is not live after the statement
 - → attractive if the value of C is subsequently used (it can be taken from R2)



Next Use Information

Scheme B

• Next use info is used in code generation and register allocation

```
    Next use of A in quad i is j if

    Quad i : A = ... (assignment to A)
               (control flows from i to j with no assignments to A)
   Quad i : A op B (usage of A)
```

- In computing next use, we assume that on exit from the basic block
 - All temporaries are considered non-live
 - All programmer defined variables (and non-temps) are live
- Each procedure/function call is assumed to start a basic block
- Next use is computed on a backward scan on the guads in a basic block, starting from the end
- Next use information is stored in the symbol table



Example of computing Next Use

Das & Mitr

Objectives & Outline

Scheme A

Scheme B
Optimal Algorithm

Peephole

3	T1 := 4 * I	T1: (nlv, lu 0, nu 5), l: (lv, lu 3, nu 10)
4	T2 := addr(A) - 4	T2: (nlv, lu 0, nu 5), A: (lv, lu 4, nnu)
5	T3 := T2[T1]	T3: (nlv, lu 0, nu 8), T2: (nlv, lu 5, nnu),
		T1: (nlv, lu 5, nu 7)
6	T4 := addr(B) - 4	T4: (nlv, lu 0, nu 7), B: (lv, lu 6, nnu)
7	T5 := T4[T1]	T5: (nlv, lu 0, nu 8), T4: (nlv, lu 7, nnu),
		T1: (nlv, lu 7, nnu)
8	T6 := T3 * T5	T6: (nlv, lu 0, nu 9),T3: (nlv, lu 8, nnu),
		T5: (nlv, lu 8, nnu)
9	PROD := PROD + T6	PROD: (Iv, lu 9, nnu), T6: (nlv, lu 9, nnu)
10	I := I + 1	l: (lv, lu 10, nu 11)
11	if I = 20 goto 3	l: (lv, lu 11, nnu)

nlv: not live lv: live lu: last use nu: next use nnu: no next use lu 0: no last use



Scheme B – Algorithm

Module 1

Das & Mitra

Objectives & Outline

Generation

Scheme B

Optimal Algorithm

Peephole

- We deal with one basic block at a time
- We assume that there is no global register allocation
- For each quad A := B op C do the following
 - \circ Find a location L to perform B op C
 - ▷ Usually a register returned by GETREG() (could be a mem loc)
 - O Where is B?
 - ▷ B', found using address descriptor for B
 - ▶ Prefer register for B', if it is available in memory and register
 - □ Generate Load B' , L (if B' is not in L)
 - O Where is C?
 - D C', found using address descriptor for C
 - □ Generate op C', L
 - Update descriptors for L and A
 - \circ If B/C have no next uses, update descriptors to reflect this information



Function *GETREG()*

Scheme B

Finds L for computing $A := B \circ C$

- If B is in a register (say R), R holds no other names, and
 - B has no next use, and B is not live after the block, then return R
- Failing (1), return an empty register, if available
- Failing (2)
 - If A has a next use in the block. OR
 - if B op C needs a register (e.g., op is an indexing operator)
 - O Use a heuristic to find an occupied register R
 - a register whose contents are referenced farthest in future, or
 - the number of next uses is smallest etc.
 - O Spill it by generating an instruction, MOV R, mem
 - mem is the memory location for the variable in R
 - That variable is not already in mem
 - Update Register and Address descriptors
- If A is not used in the block, or no suitable register can be found
 - Return a memory location for L



Example

Module 11

Das & Mitr

Objectives & Outline

Issues in Co Generation

Scheme B

Optimal Algorithm

• T,U, and V are temporaries – not live at the end of the block

- W is a non-temporary live at the end of the block, 2 registers
- Using two registers R0 and R1

Statements	Code Generated	Register Descriptor	Address Descriptor
T := A * B	Load A,R0 Mult B, R0	R0 contains T	T in R0
U := A + C	Load A, R1 Add C, R1	R0 contains T R1 contains U	T in R0 U in R1
V := T - U	Sub R1, R0	R0 contains V R1 contains U	U in R1 V in R0
W := V * U	Mult R1, R0 Store R0, W	R0 contains W	W in R0 W in memory (restored)



Optimal Code Generation: The Sethi-Ullman Algorithm

Dog & Mite

Objectives & Outline

Scheme A

Scheme B Optimal Algorithm

- Generates the shortest sequence of instructions
 - o Provably optimal algorithm (w.r.t. length of the sequence)
- Suitable for expression trees (basic block level)
- Machine model
 - All computations are carried out in registers
 - o Instructions are of the form op R_s , R_t or op M_s , R_t
- Always computes the left subtree into a register and reuses it immediately
- Two phases
 - Labelling phase
 - \circ Code generation phase



The Labelling Algorithm

Optimal Algorithm

- Label each node of the tree with an integer:
 - Consider binary trees
 - o Fewest no. of registers required to evaluate the tree with no intermediate stores to memory
- For leaf nodes
 - o if n is the leftmost child of its parent then

$$label(n) := 1$$
 else $label(n) := 0$

For internal nodes

label(n) =
$$max(l_1, l_2)$$
, if $l_1 \neq l_2$
= $l_1 + 1$, if $l_1 = l_2$



Labelling – Example

Module 11


Objectives &

Issues in Co Generation

Scheme A

Scheme B

Optimal Algorithm





Code Generation Phase: Procedure GENCODE(n)

Das & Mitra

Objectives &

Issues in Cod Generation

Bubble Sort

Optimal Algorithm

- RSTACK stack of registers, R0, ..., R(r-1)
- TSTACK stack of temporaries, T0, T1, ...
- A call to Gencode(n) generates code to evaluate a tree T, rooted at node n, into the register top(RSTACK), and
 - o the rest of RSTACK remains in the same state as the one before the call
- A swap of the top two registers of RSTACK is needed at some points in the algorithm to ensure that a node is evaluated into the same register as its left child



The Code Generation Algorithm (Cases 0-1-2)


....

Objectives &

Issues in Cod Generation

Bubble Sort

Scheme B
Optimal Algorithm





The Code Generation Algorithm (Cases 3-4)

Module 1


Das & Mitz


Objectives of Outline

Issues in Cod Generation

Scheme Bubble S

Scheme B
Optimal Algorithm







Code Generation Phase – Examples

Module 1

Das & Mitr

Objectives & Outline

Generation

Scheme A
Bubble Soi

Scheme B
Optimal Algorithm


Peephole Optimizations


```
No. of registers = r = 2

n5 -> n3 (case 3)
-> n1 -> a (case 3)
-> Load a, R0, op_n1 b, R0
-> n2 -> c -> Load c, R1
-> op_n2 d, R1
-> op_n3 R1, R0
-> n4 -> e -> Load e, R1
-> op_n4 f, R1
-> op_n5 R1, R0
```

No. of registers = r = 1. Here we choose rst first so that 1st can be computed into RO later (case 4)

```
n5 -> n4 -> e -> Load e, RO
-> op_n4 f, RO
-> Load RO, TO (release RO)
-> n3 -> n2 -> c -> Load c, RO
-> op_n2 d, RO
-> Load RO, T1 {release RO}
-> n1 -> a -> Load a, RO
-> op_n5 n1 b, RO
-> op_n5 T1, RO {release T1}
-> op_n5 T0, RO {release T0}
```







Peephole Optimizations

Das & Mitr

Objectives & Outline

Issues in Coo Generation

Bubble Sort

Scheme B
Optimal Algorithm

- Simple but effective local optimization
- Usually carried out on machine code, but intermediate code can also benefit from it
- Examines a sliding window of code (peephole), and replaces it by a shorter or faster sequence, if possible
- Each improvement provides opportunities for additional improvements
- Therefore, repeated passes over code are needed



Peephole Optimizations

D 0 14'

Das & Mitr

Objectives of Outline

Scheme

Scheme B
Optimal Algorithm

- Some well known peephole optimizations
 - o eliminating redundant instructions
 - $\circ \ \ {\sf eliminating} \ {\sf unreachable} \ {\sf code}$
 - eliminating jumps over jumps
 - algebraic simplifications
 - o strength reduction
 - o use of machine idioms



Elimination of Redundant Loads and Stores

Module 11

Das & Mitr

Objectives & Outline

Scheme /

Bubble Sort

Optimal Algorithm

Peephole Optimizations Basic block B

Load X, R0 {no modifications to X or R0 here} Store R0, X

Store instruction can be deleted

Basic block B

Store R0, X {no modifications to X or R0 here} Load X, R0

Load instruction

Basic block B

Load X, R0 {no modifications to X or R0 here} Load X, R0

Second Load instr can be deleted

Basic block B

Store R0, X {no modifications to X or R0 here} Store R0, X

Second Store instr



Eliminating Unreachable Code

Module 11

Das & Mit

Objectives Outline

Issues in Co Generation

Bubble So

Scheme B
Optimal Algorithm

- An unlabeled instruction immediately following an unconditional jump may be removed
 - o May be produced due to debugging code introduced during development
 - Or due to updates to programs (changes for fixing bugs) without considering the whole program segment



Eliminating Unreachable Code

Peephole Ontimizations

if print == 1 goto L1 if print != 1 goto L2 print instructions goto L2 L1: print instructions L2: print initialized to 0 at the beginning of the program goto L2 if 0 != 1 goto L2 print instructions print instructions L2: L2: goto L2 print instructions are now unreachable and hence can be eliminated L2:




Flow-of-Control Optimizations

D-- 0 Min-

Objectives & Outline

Generation
Scheme A

Scheme B Optimal Algorithm





Reduction in Strength and Use of Machine Idioms

Das & Mitr

Objectives Outline

Issues in Coo Generation

Bubble Sort

Scheme B
Optimal Algorithm

- x^2 is cheaper to implement as x * x, than as a call to an exponentiation routine
- For integers, $x * 2^3$ is cheaper to implement as x << 3 (x left-shifted by 3 bits)
- For integers, $x/2^2$ is cheaper to implement as x >> 2 (x right-shifted by 2 bits)



Reduction in Strength and Use of Machine Idioms

Das & Mitra

Objectives (Outline

Issues in Cod Generation

Scheme / Bubble So

Scheme B
Optimal Algorithm

- Floating point division by a constant can be approximated as multiplication by a constant
- Auto-increment and auto-decrement addressing modes can be used wherever possible
 - Subsume INCREMENT and DECREMENT operations (respectively)
- Multiply and add is a more complicated pattern to detect