Name: - Trivedi Nisha

ID NO.:-21EL088

Division:-11

Year: 2023-24

Subject:- Digital System Design (3EL42)

Branch: Electronics (EL)

Assignment:-1

Q-1:-Write a Verilog code for 2*4 decoder.

Dataflow:-

```
module decoder_2x4_dataflow (
    input wire enable,
    input wire [1:0] select,
    output wire [3:0] output

);

assign output[0] = (enable && (select == 2'b00)) ? 1'b1 : 1'b0;
    assign output[1] = (enable && (select == 2'b01)) ? 1'b1 : 1'b0;
    assign output[2] = (enable && (select == 2'b10)) ? 1'b1 : 1'b0;
    assign output[3] = (enable && (select == 2'b11)) ? 1'b1 : 1'b0;


endmodule

endmodule
```

```
4 module decoder_2x4_behavioral (
      input wire enable,
       input wire [1:0] select,
 6
       output wire [3:0] output
8);
9
       always @(enable or select) begin
10
           case (select)
11
               2'b00: output = enable ? 4'b0001 : 4'b0000;
12
               2'b01: output = enable ? 4'b0010 : 4'b0000;
13
               2'b10: output = enable ? 4'b0100 : 4'b0000;
14
               2'b11: output = enable ? 4'b1000 : 4'b0000;
15
               default: output = 4'b0000;
16
           endcase
17
       end
18
19
20 endmodule
21
```

```
4 module AND2 (
       input wire a,
5
      input wire b,
       output wire y
       assign y = a \& b;
10 endmodule
11
12 module NOT (
      input wire a,
13
      output wire y
14
15);
       assign y = -a;
16
17 endmodule
18
19 module decoder_2x4_structural (
       input wire enable,
20
       input wire [1:0] select,
21
       output wire [3:0] output
22
23);
24
      wire w_not_sel0, w_not_sel1;
25
26
       NOT not_sel0 (.a(select[0]), .y(w_not_sel0));
       NOT not_sel1 (.a(select[1]), .y(w_not_sel1));
28
29
       AND2 and00 (.a(enable), .b(w_not_sell), .y(output[0]));
30
       AND2 and01 (.a(enable), .b(w_not_sel0), .y(output[1]));
31
       AND2 and10 (.a(enable), .b(select[1]), .y(output[2]));
32
       AND2 and11 (.a(enable), .b(select[0]), .y(output[3]));
33
34
35 endmodule
36
```





Q-2: Write a Verilog code for full subtractor.

Dataflow:-

```
4 module full_subtractor_dataflow (
5    input wire A, B, Bin,
6    output wire Diff, Bout, Borr
7 );
8    assign {Borr, Diff, Bout} = A ^ B ^ Bin;
9 endmodule
10 |
```

```
module full_subtractor_behavioral (
   input wire A, B, Bin,
   output wire Diff, Bout, Borr
);
assign Diff = (A ^ B) ^ Bin;
assign Bout = (~A & B) | (Bin & (~A ^ B));
assign Borr = (~A & B) | (Bin & ~B);
endmodule
```

```
4 module XOR2 (
       input wire a,
 5
       input wire b,
 6
       output wire y
8
       assign y = a \wedge b;
  endmodule
11
12 module AND2 (
       input wire a,
13
       input wire b,
14
       output wire y
15
16);
       assign y = a \& b;
17
18 endmodule
19
20 module NOT (
21
       input wire a,
       output wire y
22
23
       assign y = -a;
24
25 endmodule
26
27 module full_subtractor_structural (
       input wire A, B, Bin,
28
       output wire Diff, Bout, Borr
29
30);
31
       wire x1, x2, x3, x4, x5, x6;
       XOR2 xor1 (.a(A), .b(B), .y(x1));
32
       XOR2 xor2 (.a(x1), .b(Bin), .y(Diff));
33
       AND2 and1 (.a(~A), .b(B), .y(x2));
34
       AND2 and2 (.a(x2), .b(Bin), .y(x3));
35
       AND2 and3 (.a(\simA), .b(Bin), .y(x4));
36
       AND2 and4 (.a(B), .b(\simBin), .y(x5));
37
       OR2 or1 (.a(x3), .b(x5), .y(Bout));
38
       OR2 or2 (.a(x4), .b(x5), .y(Borr));
39
40 endmodule
41
```

[2023-08-23 16:18:53 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out


```
At time 0: a=0 b=0, Bin=0, difference=0, borrow=0 At time 1: a=0 b=0, Bin=1, difference=1, borrow=1 At time 2: a=0 b=1, Bin=0, difference=1, borrow=1 At time 3: a=0 b=1, Bin=1, difference=0, borrow=1 At time 4: a=1 b=0, Bin=0, difference=1, borrow=0 At time 5: a=1 b=0, Bin=1, difference=0, borrow=0 At time 6: a=1 b=1, Bin=0, difference=0, borrow=0 At time 7: a=1 b=1, Bin=1, difference=1, borrow=1
```

Q-3: Write a Verilog code for 2-bit comparator.

Dataflow:-

```
module comparator_2bit_behavioral (
    input wire [1:0] A,
    input wire [1:0] B,
    output wire equal,
    output wire A_greater,
    output wire B_greater
);
assign equal = (A[1:0] == B[1:0]);
assign A_greater = (A[1] && !B[1]) || (A[1] == B[1] && A[0] > B[0]);
assign B_greater = (B[1] && !A[1]) || (B[1] == A[1] && B[0] > A[0]);
endmodule
```

```
4 module AND2 (
       input wire a,
       input wire b,
 6
       output wire y
 8);
       assign y = a \& b;
10 endmodule
11
12 module OR2 (
       input wire a,
13
       input wire b,
14
       output wire y
15
16);
       assign y = a \mid b;
17
18 endmodule
19
20 module NOT (
       input wire a,
21
       output wire y
22
23 );
       assign y = -a;
24
25 endmodule
26
  module comparator_2bit_structural (
27
       input wire [1:0] A,
28
29 input wire [1:0] B,
       output wire equal,
30
       output wire A_greater,
31
       output wire B_greater
32
33);
       wire a0_b0, a1_b1, a0_b0_not, a1_b1_not, a0_eq_b0, a1_eq_b1;
34
35
       XOR2 xor0 (.a(A[0]), .b(B[0]), .y(a0_b0));
36
       XOR2 xor1 (.a(A[1]), .b(B[1]), .y(a1_b1));
37
       NOT not0 (.a(a0_b0), .y(a0_b0_not));
38
       NOT not1 (.a(a1_b1), .y(a1_b1_not));
39
       AND2 and0 (.a(a0_b0_not), .b(a1_b1_not), .y(equal));
40
       AND2 and1 (.a(a0_b0_not), .b(A[1]), .y(a0_eq_b0));
41
       AND2 and2 (.a(a1_b1_not), .b(A[0]), .y(a1_eq_b1));
42
       OR2 or0 (.a(a0_eq_b0), .b(a1_eq_b1), .y(A_greater));
43
       OR2 or1 (.a(a0_b0), .b(a1_b1_not), .y(B_greater));
44
45 endmodule
46
```




Q-4:- Write a Verilog code for 3 bit binary to gray convertor.

Dataflow:-

```
4 module bin_to_gray_converter(
       input wire [2:0] binary,
       output wire [2:0] gray
       assign gray[2] = binary[2];
       assign gray[1] = binary[2] ^ binary[1];
       assign gray[0] = binary[1] ^ binary[0];
11 endmodule
12
13 module comparator_bin_to_gray_dataflow (
       input wire [2:0] A,
14
       input wire [2:0] B,
15
       output wire equal,
16
       output wire A_greater,
17
       output wire B_greater
18
19);
20
      wire [2:0] gray_A, gray_B;
21
22
       bin_to_gray_converter bin_to_gray_A (.binary(A), .gray(gray_A));
23
       bin_to_gray_converter bin_to_gray_B (.binary(B), .gray(gray_B));
24
25
       assign equal = (gray_A == gray_B);
26
       assign A_greater = (gray_A > gray_B);
27
       assign B_greater = (gray_A < gray_B);</pre>
28
29 endmodule
30
```

```
4 module comparator_bin_to_gray_behavioral (
       input wire [2:0] A,
5
6
      input wire [2:0] B,
       output wire equal,
       output wire A_greater,
       output wire B_greater
9
10);
11
       wire [2:0] gray_A, gray_B;
12
13
14
       assign gray_A[2] = A[2];
15
       assign gray_A[1] = A[2] \land A[1];
       assign gray_A[0] = A[1] \land A[0];
16
17
       assign gray_B[2] = B[2];
18
       assign gray_B[1] = B[2] \land B[1];
19
       assign gray_B[0] = B[1] \land B[0];
20
21
       assign equal = (gray_A == gray_B);
22
       assign A_greater = (gray_A > gray_B);
       assign B_greater = (gray_A < gray_B);
24
25 endmodule
26
```

```
4 module XOR2 (
        input wire a,
        input wire b,
        output wire y
 8);
        assign y = a \wedge b;
10 endmodule
12 module bin_to_gray_converter(
        input wire [2:0] binary,
13
        output wire [2:0] gray
14
15);
        wire g1, g2;
16
17
        assign gray[2] = binary[2];
18
        XOR2 xor1 (.a(binary[2]), .b(binary[1]), .y(g1));
19
        XOR2 xor2 (.a(binary[1]), .b(binary[0]), .y(g2));
20
        assign gray[1] = g1;
21
        assign gray[0] = g2;
23 endmodule
24
25 module comparator_bin_to_gray_structural (
        input wire [2:0] A,
26
        input wire [2:0] B,
27
        output wire equal,
28
       output wire A_greater,
29
        output wire B_greater
30
31);
       wire [2:0] gray_A, gray_B;
 33
 34
       bin_to_gray_converter bin_to_gray_A (.binary(A), .gray(gray_A));
 35
       bin_to_gray_converter bin_to_gray_B (.binary(B), .gray(gray_B));
 36
 37
       wire [2:0] xor_outputs_A, xor_outputs_B;
 38
 39
       XOR2 xor0_A (.a(gray_A[2]), .b(gray_B[2]), .y(xor_outputs_A[2]);
 40
       XOR2 xor1_A (.a(gray_A[1]), .b(gray_B[1]), .y(xor_outputs_A[1]));
 41
       XOR2 xor2\_A (.a(gray\_A[0]), .b(gray\_B[0]), .y(xor\_outputs\_A[0]));
 42
 43
       XOR2 \times Or0_B (.a(gray_B[2]), .b(gray_A[2]), .y(xor_outputs_B[2]));
 44
       XOR2 xor1_B (.a(gray_B[1]), .b(gray_A[1]), .y(xor_outputs_B[1]));
 45
       XOR2 xor2_B (.a(gray_B[0]), .b(gray_A[0]), .y(xor_outputs_B[0]);
 46
 47
       assign equal = &(xor_outputs_A);
 48
       assign A_greater = (xor_outputs_A[2] & ~xor_outputs_A[1]) | (xor_outputs_A[1] & ~xor_outputs_A[0]);
 49
       assign B_greater = (xor_outputs_B[2] & ~xor_outputs_B[1]) | (xor_outputs_B[1] & ~xor_outputs_B[0]);
 51 endmodule
52
```



Q-5: Write a Verilog code for BCD to excess 3 convertors.

Dataflow:-

```
4 module bcd_to_xs3_dataflow (
5    input wire [3:0] bcd,
6    output wire [3:0] xs3
7 );
8    assign xs3[3] = 1'b0;
9    assign xs3[2] = bcd[3] ^ 1'b1;
10    assign xs3[1] = bcd[2] ^ 1'b1;
11    assign xs3[0] = bcd[1] ^ 1'b1;
12 endmodule
13
```

```
4 module bcd_to_xs3_behavioral (
        input wire [3:0] bcd,
 5
 6
        output wire [3:0] xs3
 7);
 8
        assign xs3[3] = 1'b0;
        assign xs3[2] = \sim bcd[3];
 9
        assign xs3[1] = \sim bcd[2];
10
        assign xs3[0] = \sim bcd[1];
11
12 endmodule
13
```

```
4 module NOT (
      input wire a,
      output wire y
6
       assign y = \sim a;
9 endmodule
10
11 module bcd_to_xs3_structural (
      input wire [3:0] bcd,
12
      output wire [3:0] xs3
13
14);
      wire not_bcd3, not_bcd2, not_bcd1;
15
16
      NOT not_b3 (.a(bcd[3]), .y(not_bcd3));
17
      NOT not_b2 (.a(bcd[2]), .y(not_bcd2));
18
      NOT not_b1 (.a(bcd[1]), .y(not_bcd1));
19
20
      assign xs3[3] = 1'b0;
21
22
      assign xs3[2] = not_bcd3;
      assign xs3[1] = not_bcd2;
23
       assign xs3[0] = not_bcd1;
24
25 endmodule
26
```

