## EE309

## IITB RISC - 22

# Multi-cycle processor

Prof. Virendra Singh

Anirudh Kansal	Keshav Singhal	Mohit Kedia	Nishant Thakre
20d070013	20d070047	200020079	200070051

### **Components:**

#### **ALU:**

- 1. ir\_out (5 downto 0) is made to be of size 16 bits by padding with zeros. (s6\_out)
- 2. ir\_out (8 downto 0) is made to be of size 16 bits by padding with zeros. (s9\_out)
- 3. alu a mux uses s6 out to make alu a in
- 4. alu\_b\_mux uses s9\_out and s6\_out to make alu\_b\_in
- 5. Now, in ALU block takes alu\_b\_in and oo...oo1 and multiplexes using bit\_en to give output at alu\_b\_final\_in
- 6. ALU gets an input bit op\_code. If this bit is zero, then addition takes place between alu\_a\_in and alu\_b\_final\_in and the bit c\_out takes the carry. If this bit is high, bitwise NAND takes place and c\_out bit is low.
- 7. alu\_out takes the result of this operation.
- 8. If the bits (c(0) to c(15) are all zero, then the z\_out is high (c(16) does not play a role here)) (z\_out = zero flag).

## **Memory:**

Allows read and write operations to memory

# xor\_operation:

Computes xor of two 16 bit numbers

#### **PadZero**

Takes 8-bit number as input ir\_8\_o and gives output as a 16-bit number as ir 8 000000000 I.e. ir 8 o followed by 8 zeroes

#### nine\_bit\_pad

Takes 8-bit number ir\_8\_o as input gives output as 16-bit number ooooooooir\_8\_o

## six\_bit\_pad

Takes 6-bit number ir\_5\_0 as input gives output as 16-bit number oooooooooir\_5\_0

# register\_b

Used in c and z flags, output o when reset is set or if enable is set the input bit is written on the flag

## register\_a

Similar to register\_b but instead of taking 1-bit output and input, it works on 16 bits I/O

### bit shift

Shifts all the bits to the left by one position in a cyclic manner

## Register\_file

Based on reset and wr\_en it allows to reset the memory location or write to it and also allows memory access using rf\_d1 and rf\_d2

# **Priority Encoder**

Takes a 1-bit input in the form of t4 and outputs a 3-bit vector in the form of decode in

#### mux\_2to1

Takes input xo,x1 each of which is a 16-bit number; takes 1 selection bit and gives one of xo,x1 as output

## mux\_4to1

Takes input  $x_0,x_1,x_2,x_3$  each of which is a 16-bit number; takes 2 selection bits and then gives one of  $x_0,x_1,x_2,x_3$  as output

# mux\_4to1\_3bit

Takes input  $x_0,x_1,x_2,x_3$  each of which is a 3-bit number; takes 2 selection bits and gives one of  $x_0,x_1,x_2,x_3$  as output


# mux\_3to1\_3bit

Takes input xo,x1 each of which is a 3-bit number; takes 1 selection bit and gives one of xo,x1 as output

### **Decoder**

Takes 3 bit decode\_in and returns "16 bit" decode\_out

## **State Machine View:**



Total No. of states - 23

#### **RTL View:**

