Embedded Systems Group Project

Rohit Saini

190102062

27th of November, 2021

1. Objective

• Implement the following functions using single precision floating point representation in Verilog.:

2. Verilog Coding Tasks

Parameters:

Parameters for the select Function


```
assign ADD = !outputcode[1] & !outputcode[0];
assign SUB = !outputcode[1] & outputcode[0];
assign DIV = outputcode[1] & !outputcode[0];
assign MUL = outputcode[1] & outputcode[0];
```


Parameters to select operation in FPU

Testbench:


```
22 - // Group Project - Test Bench
23 — module test_bench;
24 //All inputs
25 | reg [7:0] X;
                           //This is the input X
                          //This is for selecting function
26 reg [3:0] sel;
27
    reg clk;
28
29 //Outputs
30 | wire [31:0] out;
                         //This is output in 32-bit IEEE-754 format
31
32
33 //Instantiating the main module
34 main_module Ml (clk, X, sel, out);
35
36 🖯 initial begin
37 clk = 1'b0;
38 😑 end
39
40 \Box always begin
41 #5 clk = ~clk;
42 🗀 end
43
44 \square initial begin
45 #5 sel = 4'b0000; X = 8'b00000010;
46
        #5 sel = 4'b0001; X = 8'b00000010;
        #5 sel = 4'b0010; X = 8'b00000011;
47
        #5 sel = 4'b0011; X = 8'b00000010;
48
49
        #5 sel = 4'b0100; X = 8'b000000010;
50
        #5 sel = 4'b0101; X = 8'b000000010;
        #5 sel = 4'b0110; X = 8'b000000010;
51
        #5 sel = 4'b0111; X = 8'b00000010;
#5 sel = 4'b1000; X = 8'b00000010;
52
53
54 🗀 end
56 endmodule
57
```

Output Waveform (Behavioural):







Synthesis Report:




Post Synthesis Functional simulation output waveform:



Implementation Report:



Post Implementation Functional simulation output waveform:



Power Report:

Reports Design Runs

Power

Summary

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 0.201 W
Design Power Budget: Not Specified

Power Budget Margin: N/A


Junction Temperature: 25.7°C

Thermal Margin: 59.3°C (17.6 W)

Effective 9JA: 3.3°C/W
Power supplied to off-chip devices: 0 W
Confidence level: Low

<u>Launch Power Constraint Advisor</u> to find and fix

invalid switching activity




Timing Report:

Design Timing Summary

Setup			Pulse Width	
0.224 ns	Worst Hold Slack (WHS):	0.366 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
1.574 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
5	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
3	Total Number of Endpoints:	33	Total Number of Endpoints:	191
1	.574 ns	.574 ns Total Hold Slack (THS): Number of Failing Endpoints:	.574 ns Total Hold Slack (THS): 0.000 ns Number of Failing Endpoints: 0	.574 ns Total Hold Slack (THS): 0.000 ns Total Pulse Width Negative Slack (TPWS): Number of Failing Endpoints: 0 Number of Failing Endpoints:

RTL-Analysis Diagram



Click Here for Zoomed RTL-diagram

Click Here For Post-synthesis utilization Report

Click Here for Post-Implementation utilization Report

Click Here For Vivado Synthesis Report

3. Conclusions

- We have successfully designed and coded for the FPU and the ALU
- We have successfully implemented all the functions
- We have successfully acquired the Synthesis reports, implementation reports, and timing reports.