

Embedded Systems Group Project

Rohit Saini

190102062

27th of November, 2021

1. Objective

- Implement the following functions using single precision floating point representation in Verilog.:

- | | |
|-----------------|--------------|
| ○ $\frac{1}{x}$ | ○ $\ln(x)$ |
| ○ \sqrt{x} | ○ 2^{x^2} |
| ○ e^{-x} | ○ $\sinh(x)$ |
| ○ e^x | ○ $\cosh(x)$ |
| ○ $\tanh(x)$ | |

2. Verilog Coding Tasks

Parameters:

```
parameter [3:0] f0 = 4'b0000, //if select is 0000 then we 1 / x
                f1 = 4'b0001, //if select is 0001 then we sqrt(x)
                f2 = 4'b0010, //if select is 0010 then we e^-x
                f3 = 4'b0011, //if select is 0011 then we e^x
                f4 = 4'b0100, //if select is 0100 then we ln(x)
                f5 = 4'b0101, //if select is 0101 then we 2^(x^2)
                f6 = 4'b0110, //if select is 0110 then we sinh(x)
                f7 = 4'b0111, //if select is 0111 then we cosh(x)
                f8 = 4'b1000; //if select is 1000 then we tanh(x)
```

Parameters for the select Function

```
assign ADD = !outputcode[1] & !outputcode[0];
assign SUB = !outputcode[1] & outputcode[0];
assign DIV = outputcode[1] & !outputcode[0];
assign MUL = outputcode[1] & outputcode[0];
```

Parameters to select operation in FPU



Testbench:

```

22 // Group Project - Test Bench
23 module test_bench;
24     //All inputs
25     reg [7:0] X;           //This is the input X
26     reg [3:0] sel;         //This is for selecting function
27     reg clk;
28
29     //Outputs
30     wire [31:0] out;       //This is output in 32-bit IEEE-754 format
31
32
33     //Instantiating the main module
34     main_module M1 (clk, X, sel, out);
35
36     initial begin
37         clk = 1'b0;
38     end
39
40     always begin
41         #5 clk = ~clk;
42     end
43
44     initial begin
45         #5 sel = 4'b0000; X = 8'b00000010;
46         #5 sel = 4'b0001; X = 8'b00000010;
47         #5 sel = 4'b0010; X = 8'b00000010;
48         #5 sel = 4'b0011; X = 8'b00000010;
49         #5 sel = 4'b0100; X = 8'b00000010;
50         #5 sel = 4'b0101; X = 8'b00000010;
51         #5 sel = 4'b0110; X = 8'b00000010;
52         #5 sel = 4'b0111; X = 8'b00000010;
53         #5 sel = 4'b1000; X = 8'b00000010;
54     end
55
56 endmodule
57

```

Output Waveform (Behavioural):



Synthesis Report:

Utilization

Post-Synthesis | Post-Implementation

Graph | Table

Resource	Estimation	Available	Utilization %
LUT	2711	134600	2.01
FF	190	269200	0.07
DSP	14	740	1.89
IO	99	285	34.74
BUFG	12	32	37.50

Power

Summary | On-Chip

Total On-Chip Power:

0.2 W

Junction Temperature:

25.7 °C

Thermal Margin:

59.3 °C (17.6 W)

Effective ̴JA:

3.3 °C/W

Power supplied to off-chip devices:

0 W

Confidence level:

Low

Implemented Power Report

SYNTHESIZED DESIGN - xc7a200tsg484-1 (active)

Project Summary | Device | fpu_and_alu.v

Project name:

groupProjectAssignment

Project location:

D:/Documents/groupProject/groupProjectAssignment

Product family:

Artix-7

Project part:

xc7a200tsg484-1

Top module name:

fpu

Target language:

Verilog

Simulator language:

Mixed

Synthesis

Implementation

Summary | Route Status

Status:

Complete

Messages:

113 warnings

Part:

xc7a200tsg484-1

Strategy:

Vivado Synthesis Defaults

Report Strategy:

Vivado Synthesis Default Reports

Status:

route_design Complete, Failed Timing!

Messages:

1 critical warning

Part:

xc7a200tsg484-1

Strategy:

Vivado Implementation Defaults

Report Strategy:

Vivado Implementation Default Reports

Incremental compile:

None

DRC Violations

Timing

Setup | Hold | Pulse Width

Summary:

2 critical warnings

Summary:

53 warnings

Implemented DRC Report

Worst Negative Slack (WNS):

-0.224 ns

Total Negative Slack (TNS):

-1.574 ns

Number of Failing Endpoints:

15

Total Number of Endpoints:

33

Implemented Timing Report

Post Synthesis Functional simulation output waveform:

SIMULATION - Post-Synthesis Simulation - Functional - sim_1 - test_bench

fpu_and_alu.v | Untitled 1

Scope

Sources

Objects

Name

Value

5 ns

10 ns

15 ns

20 ns

25 ns

30 ns

35 ns

40 ns

45 ns

X[7:0]

02

0

1

2

3

4

5

6

7

8

se[3:0]

7

0

1

2

3

4

5

6

7

8

clk

0

0

0

0

0

0

0

0

0

0

ou[31:0]

407515a2

3f000000

3fb504f3

3e14e312

40f06e8a

c5a703d0

40a8cd89

c06bc772

407515a2

3f800000

Implementation Report:

Utilization

Post-Synthesis | **Post-Implementation**

Graph | **Table**

Resource	Utilization	Available	Utilization %
LUT	2706	133800	2.02
FF	190	267600	0.07
DSP	14	740	1.89
IO	99	285	34.74
BUFG	12	32	37.50

Power

Summary | On-Chip

Total On-Chip Power:

0.2 W

Junction Temperature:

25.7 °C

Thermal Margin:

59.3 °C (17.6 W)

Effective SJA:

3.3 °C/W

Power supplied to off-chip devices:

0 W

Confidence level:

Low

[Implemented Power Report](#)

SYNTHESIZED DESIGN - xc7a200tsg484-1 (active)

Project Summary

Device

fpu_and_alu.v

Project name:

groupProjectAssignment

Project location:

D:/Documents/groupProject/groupProjectAssignment

Product family:

Artix-7

Project part:

xc7a200tsg484-1

Top module name:

fpu

Target language:

Verilog

Simulator language:

Mixed

Synthesis

Implementation

Summary

Route Status

Status:

Complete

Messages:

113 warnings

Part:

xc7a200tsg484-1

Strategy:

Vivado Synthesis Defaults

Report Strategy:

Vivado Synthesis Default Reports

Status:

route_design Complete, Failed Timing!

Messages:

1 critical warning

Part:

xc7a200tsg484-1

Strategy:

Vivado Implementation Defaults

Report Strategy:

Vivado Implementation Default Reports

Incremental compile:

None

DRC Violations

Timing

Setup

Hold

Pulse Width

Summary:

2 critical warnings

53 warnings

Implemented DRC Report

Worst Negative Slack (WNS):

-0.224 ns

Total Negative Slack (TNS):

-1.574 ns

Number of Failing Endpoints:

15

Total Number of Endpoints:

33

Implemented Timing Report

Post Implementation Functional simulation output waveform:

SIMULATION | Post-Synthesis Simulation - Functional - sim_1 - test_bench | **Post-Implementation Simulation - Functional - sim_1 - test_bench**

fpu_and_alu.v | **Untitled 2**

Scope

Sources

Objects

Name

Value

> x[7:0]

02

> s[3:0]

7

clk

0

> ou[31:0]

407515a2

5 ns

10 ns

15 ns

20 ns

25 ns

30 ns

35 ns

40 ns

45 ns

02

0

1

2

3

4

5

6

7

8

3f000000

3fb504f3

3e14e312

40f06e9a

c5a703d0

40a8cd89

c06bc772

407515a2

3f800000


Power Report:

Summary

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power:	0.201 W
Design Power Budget:	Not Specified
Power Budget Margin:	N/A
Junction Temperature:	25.7°C
Thermal Margin:	59.3°C (17.6 W)
Effective θ_{JA} :	3.3°C/W
Power supplied to off-chip devices:	0 W
Confidence level:	Low

[Launch Power Constraint Advisor](#) to find and fix invalid switching activity




Timing Report:

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): -0.224 ns	Worst Hold Slack (WHS): 0.366 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): -1.574 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 15	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 33	Total Number of Endpoints: 33	Total Number of Endpoints: 191

Timing constraints are not met.

RTL-Analysis Diagram



[Click Here for Zoomed RTL-diagram](#)

[Click Here For Post-synthesis utilization Report](#)

[Click Here for Post-Implementation utilization Report](#)

[Click Here For Vivado Synthesis Report](#)

3. Conclusions

- We have successfully designed and coded for the FPU and the ALU
- We have successfully implemented all the functions
- We have successfully acquired the Synthesis reports, implementation reports, and timing reports.