


```
File Edit View Terminal Go Help
@dd12e426cdf4:/openLANE flow
                                             # Variables information
This page describes configuration variables and their default values.
## Required variables
 Variable
                Description
  `DESIGN NAME` | The name of the top level module of the design
  'VERILOG FILES'
                 | The path of the design's verilog files |
  `CLOCK PERIOD`
                 | The clock period for the design in ns
  `CLOCK NET` | The name of the Net input to root clock buffer.
  `CLOCK PORT`
                I The name of the design's clock port
## Optional variables
These variables are optional that can be specified in the design configuration file.
### Synthesis
 Variable
                Description
 `LIB SYNTH` | The library used for synthesis by yosys. <br> (Default: `./pdks/ef-skywater-s8/EFS8A
/libs.ref/liberty/efs8hd/efs8hd tt 1.80v 25C.lib`)|
  `SYNTH DRIVING CELL PIN` | The name of the SYNTH DRIVING CELL output pin. <br > (Default: `Y`)|
  `SYNTH CAP LOAD` | The capacitive load on the output ports in femtofarads. <br > (Default: `17.65`
  `SYNTH MAX FANOUT` | The max load that the output ports can drive. <br> (Default: `5` cells) |
  `SYNTH MAX TRANS` | The max transition time (slew) from high to low or low to high on cell inputs
in ns. Used in synthesis <br> (Default: Calculated at runtime as `10%` of the provided clock period)
  `SYNTH STRATEGY` | Strategies for abe
                                                           nology mapping <br> Possible values
are 0, 1 (delay), 2, and 3 (area)<br>
README md
```

```
File Edit View Terminal Go Help
@dd12e426cdf4:/openLANE flow
                                                     @dd12e426cdf4:/openLANE_flow/cor
# Copyright 2020 Efabless Corporation
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
       http://www.apache.org/licenses/LICENSE-2.0
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
# Floorplan defaults
set ::env(FP IO VMETAL) 2
set ::env(FP IO HMETAL) 3
set ::env(FP SIZING) relative
set ::env(FP CORE UTIL) 50
set ::env(FP CORE MARGIN) 0
set ::env(FP ASPECT RATIO) 0.75
set ::env(FP PDN VOFFSET) 16.32
set ::env(FP PDN VPITCH) 153.6
set ::env(FP PDN HOFFSET) 16.65
set ::env(FP PDN HPITCH) 153.18
set ::env(FP IO MODE) 1; # 0 matching mode - 1 random equidistant mode
set ::env(FP IO HLENGTH) 4
set ::env(FP IO VLENGTH) 4
set ::env(FP IO VEXTEND) -1
set ::env(FP IO HEXTEND) -1
set ::env(FP IO VTHICKNESS MULT) 2
floornlan tol
```


```
File
    Edit View Terminal Go Help
@dd12e426cdf4:/openLANE flow
                                    @dd12e426cdf4:/
set ::env(GLB RT ADJUSTMENT) 0.1
set ::env(SYNTH STRATEGY) 2
#Routing
set ::env(ROUTING STRATEGY) 0
# Regression
set ::env(FP CORE UTIL) 50
set ::env(PL TARGET DENSITY) 0.60
set ::env(SYNTH STRATEGY) 2
set ::env(SYNTH MAX FANOUT) 6
set ::env(CLOCK PERIOD) "10.000"
skv130A skv130 fd sc hd config.tcl (END)
```



```
File Edit View Terminal Go Help
@dd12e426cdf4:/openLANE flow
                              The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or lat
er. See file /openLANE flow/designs/picorv32a/runs/17-10 09-25/tmp/merged unpadded.lef at line 61852
Notice 0: Warning: WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or lat
er. See file /openLANE flow/designs/picorv32a/runs/17-10 09-25/tmp/merged unpadded.lef at line 61950
Notice 0:
             Created 11 technology layers
          Created 25 technology vias
Notice 0:
             Created 437 library cells
Notice 0:
Notice 0: Finished LEF file: /openLANE flow/designs/picorv32a/runs/17-10 09-25/tmp/merged unpadded
lef
Notice 0:
Reading DEF file: /openLANE flow/designs/picorv32a/runs/17-10 09-25/tmp/floorplan/ioPlacer.def
Notice 0: Design: picorv32a
Notice 0: Created 409 pins.
Notice 0: Created 17323 components and 96161 component-terminals.
Notice 0:
             Created 17425 nets and 61476 connections.
Notice 0: Finished DEF file: /openLANE flow/designs/picorv32a/runs/17-10 09-25/tmp/floorplan/ioPlace
r.def
Running tapcell...
Step 1: Cut rows...
[INFO] Macro blocks found: 0
[INFO] #Original rows: 288
[INFO] #Cut rows: 0
Step 2: Insert endcaps...
[INFO] #Endcaps inserted: 576
Step 3: Insert tapcells...
[INFO] #Tapcells inserted: 10728
Running tapcell... Done!
```

```
@dd12e426cdf4:/openLANE flow
                              [root@dd12e426cdf4 configuration]# cd ../
[root@dd12e426cdf4 openLANE flow]# cd designs
[root@dd12e426cdf4 designs]# cd picorv32a
[root@dd12e426cdf4 picorv32a]# ls -ltr
total 12
drwxr-xr-x 2 root root 4096 Oct 5 11:35 src
-rwxr-xr-x 1 root root 267 Oct 5 11:35 sky130A sky130 fd sc hd config.tcl
-rwxr-xr-x 1 root root 439 Oct 5 11:35 config.tcl
[root@dd12e426cdf4 picorv32a]# less config.tcl
[root@dd12e426cdf4 picorv32a]# less config.tcl
[root@dd12e426cdf4 picorv32a]# less config.tcl
[root@dd12e426cdf4 picorv32a]# less sky130A sky130 fd sc hd config.tcl
[root@dd12e426cdf4 picorv32a]# less config.tcl
[root@dd12e426cdf4 picorv32a]# less config.tcl
[root@dd12e426cdf4 picorv32a]# leafpad
[root@dd12e426cdf4 picorv32a]# less config.tcl
[root@dd12e426cdf4 picorv32a]# cd runs
[root@dd12e426cdf4 runs]# ls -ltr
total 4
drwxr-xr-x 6 root root 4096 Oct 17 09:32 17-10 09-25
[root@dd12e426cdf4 runs]#
```

```
[root@dd12e426cdf4 picorv32a]# cd runs
[root@dd12e426cdf4 runs]# ls -ltr
total 4
drwxr-xr-x 6 root root 4096 Oct 17 09:32 17-10 09-25
[root@dd12e426cdf4 runs]# cd 17-10 09-25
[root@dd12e426cdf4 17-10 09-25]# ls -ltr
total 24
drwxr-xr-x 9 root root 4096 Oct 17 09:26 tmp
drwxr-xr-x 9 root root 4096 Oct 17 09:26 results
drwxr-xr-x 9 root root 4096 Oct 17 09:26 reports
drwxr-xr-x 9 root root 4096 Oct 17 09:26 logs
-rw-r--r-- 1 root root 1922 Oct 17 09:32 cmds.log
-rw-r--r-- 1 root root 2939 Oct 17 09:32 config.tcl
[root@dd12e426cdf4 17-10 09-25]# cd logs/floorplan/
[root@dd12e426cdf4 floorplan]# ls -ltr
total 452
-rw-r--r-- 1 root root 146886 Oct 17 09:32 verilog2def.openroad.log
-rw-r--r-- 1 root root 12 Oct 17 09:32 verilog2def openroad runtime.txt
-rw-r--r-- 1 root root 147779 Oct 17 09:32 ioPlacer.log
-rw-r--r-- 1 root root 11 Oct 17 09:32 ioPlacer runtime.txt
-rw-r--r-- 1 root root 151455 Oct 17 09:32 tapcell.log
-rw-r--r-- 1 root root 12 Oct 17 09:32 tapcell runtime.txt
[root@dd12e426cdf4 floorplan]#
```



```
Applications Menu 🌋
                   ☐ Terminal - @dd12e426cd... ☐ [VNC config]
                                                                                                  10:12
                                                                                   2
                                                                                                  1 - X
                    Terminal - @dd12e426cdf4:/openLANE flow/designs/picorv32a/runs/17-10 09-25
File Edit View Terminal Go Help
@dd12e426cdf4:/openLANE flow
                                   @dd12e426cdf4:/openLANE flow/configurat... 💥 @dd12e426cdf4:/openLANE flow/designs/pi... 💥
# Design config
set ::env(CLOCK PERIOD) 10.000
# Synthesis config
set ::env(LIB SYNTH) /openLANE flow/designs/picorv32a/runs/17-10 09-25//tmp//trimmed.lib
set ::env(LIB_SYNTH_COMPLETE) /pdks/sky130A/libs.ref/sky130 fd sc hd/lib/sky130 fd sc hd tt 025C 1
v80.lib
set ::env(SYNTH DRIVING CELL) sky130 fd sc hd inv 8
set ::env(SYNTH CAP LOAD) 17.65
set ::env(SYNTH MAX FANOUT) 6
set ::env(SYNTH_NO_FLAT) 0
set ::env(SYNTH MAX TRAN) [expr {0.1*10.000}]
set ::env(LIB MIN) /pdks/sky130A/libs.ref/sky130 fd sc hd/lib/sky130 fd sc hd ss 100C 1v60.lib
set ::env(LIB_MAX) /pdks/sky130A/libs.ref/sky130 fd sc hd/lib/sky130 fd sc hd ff n40C lv95.lib
set ::env(LIB TYPICAL) /pdks/sky130A/libs.ref/sky130 fd sc hd/lib/sky130 fd sc hd tt 025C 1v80.lib
set ::env(SYNTH SCRIPT) /openLANE flow/scripts//synth.tcl
set ::env(SYNTH STRATEGY) 2
set ::env(CLOCK BUFFER FANOUT) 16
# Floorplan config
set ::env(FP CORE UTIL) 50
set ::env(FP ASPECT RATIO) 0.75
set ::env(FP CORE MARGIN) 0
set ::env(FP IO HMETAL) 3
set ::env(FP IO VMETAL) 4
set ::env(FP WELLTAP CELL) sky130 fd sc hd tapvpwrvgnd 1
set ::env(FP ENDCAP CELL) sky130 fd sc hd decap 3
set ::env(FP PDN VOFFSET) 16.32
set ::env(FP PDN VPITCH) 153.6
set ::env(FP PDN HOFFSET) 16.65
set ::env(FP PDN HPITCH) 153.18
```

```
Terminal - @dd12e426cdf4:/openLANE flow/designs/picorv32a
                                                                                                     + _ □ X
    Edit View Terminal Go Help
@dd12e426cdf4:/openLANE flow
                                     @dd12e426cdf4:/openLANE_flow/configurat... 💥
                                                                         @dd12e426cdf4:/openLANE_flow/designs/pi... 💥
# Design
set ::env(DESIGN NAME) "picorv32a"
set ::env(VERILOG FILES) "./designs/picorv32a/src/picorv32a.v"
set ::env(SDC FILE) "./designs/picorv32a/src/picorv32a.sdc"
set ::env(CLOCK PERIOD) "5.000"
set ::env(CLOCK PORT) "clk"
set ::env(CLOCK NET) $::env(CLOCK PORT)
set ::env(FP CORE UTIL) 65
set ::env(FP IO VMETAL) 4
set ::env(FP IO HMETAL) 3
set filename $::env(OPENLANE ROOT)/designs/$::env(DESIGN NAME)/$::env(PDK) $::env(PDK VARIANT) conf
ig.tcl
if { [file exists $filename] == 1} {
        source $filename
config.tcl (END)
```

```
5.
                            Terminal - @dd12e426cdf4:/op
File
    Edit View Terminal Go Help
                                     @dd12e426cdf4:/op
@dd12e426cdf4:/openLANE_flow
set ::env(GLB RT ADJUSTMENT) 0.1
set ::env(SYNTH STRATEGY) 2
#Routing
set ::env(ROUTING STRATEGY)
# Regression
set ::env(FP CORE UTIL) 50
set ::env(PL TARGET DENSITY) 0.60
set ::env(SYNTH STRATEGY) 2
set ::env(SYNTH MAX FANOUT) 6
set ::env(CLOCK PERIOD) "10.000"
sky130A sky130 fd sc hd config.tcl (END)
```

```
5.
             Terminal - @dd12e426cdf4:/openLANE flow/designs/picorv32a/runs
File
    Edit
        View
             Terminal Go
                       Help
                                   @dd12e426cdf4:/openLANE_flow/configu
@dd12e426cdf4:/openLANE flow
                                 ×
VERSION 5.8 ;
NAMESCASESENSITIVE ON
DIVIDERCHAR "/"
BUSBITCHARS "[]"
DESIGN picorv32a
UNITS DISTANCE MICRONS 1000
DIEAREA (
          0 0 ) ( 1057235 806405 )
ROW ROW 0 unithd 5520 10880 FS DO 2274 BY 1 STEP 460 0
ROW ROW 1 unithd 5520 13600 N DO 2274 BY 1 STEP 460 0 ;
ROW ROW 2 unithd 5520 16320 FS DO 2274 BY 1 STEP 460 0
ROW ROW 3 unithd 5520 19040 N DO 2274 BY 1 STEP 460 0
ROW ROW 4 unithd 5520 21760 FS DO 2274 BY 1 STEP 460 0
ROW
   ROW 5
          unithd 5520 24480 N DO 2274 BY 1 STEP 460 0
ROW
   ROW 6
          unithd 5520 27200 FS DO 2274 BY 1 STEP 460 0
ROW
   ROW 7
          unithd 5520 29920 N DO 2274 BY 1 STEP 460 0
ROW
   ROW 8 unithd 5520 32640 FS DO 2274 BY 1 STEP 460 0
ROW ROW 9 unithd 5520 35360 N DO 2274 BY 1 STEP 460 0
   ROW 10 unithd 5520 38080 FS DO 2274 BY 1 STEP 460 0
ROW
ROW
   ROW 11 unithd 5520 40800 N DO 2274 BY 1 STEP 460 0
ROW ROW 12
           unithd 5520 43520 FS DO 2274 BY 1 STEP 460 0
ROW ROW 13
          unithd 5520 46240 N DO 2274 BY 1 STEP 460 0
ROW ROW 14 unithd 5520 48960 FS DO 2274 BY 1 STEP 460 0
ROW ROW 15 unithd 5520 51680 N DO 2274 BY 1 STEP 460 0
ROW ROW 16 unithd 5520 54400 FS DO 2274 BY 1 STEP 460 0
ROW
   ROW 17 unithd 5520 57120 N DO 2274 BY 1 STEP 460 0
          unithd 5520 59840 FS DO 2274 BY 1 STEP 460 0
   ROW 18
ROW
           unithd 5520 62560 N DO 2274 BY 1 STEP 460 0
ROW
ROW ROW 20 unithd 5520 65280 FS DO 2274 BY 1 STEP 460 0
ROW ROW 21 unithd 5520 68000 N DO 2274 BY 1 STEP 460 0
picorv32a.floorplan.def
```

```
[root@18c9edd21dle 17-10 11-04]# cd logs/floorplan/
[root@18c9edd21dle floorplan]# ls -ltr
total 452
-rw-r--r-- 1 root root 146886 Oct 17 11:24 verilog2def.openroad.log
-rw-r--r-- 1 root root 12 Oct 17 11:24 verilog2def openroad runtime.txt
-rw-r--r-- 1 root root 147779 Oct 17 11:24 ioPlacer.log
-rw-r--r-- 1 root root 11 Oct 17 11:24 ioPlacer runtime.txt
-rw-r--r-- 1 root root 151455 Oct 17 11:24 tapcell.log
-rw-r--r-- 1 root root 12 Oct 17 11:24 tapcell runtime.txt
[root@18c9edd21d1e floorplan]# cd ../
[root@18c9edd21d1e logs]# cd ../
[root@18c9edd21dle 17-10 11-04]# cd results/floorplan/
[root@18c9edd21d1e floorplan]# ls -ltr
total 2992
-rw-r--r-- 1 root root 3061515 Oct 17 11:24 picorv32a.floorplan.def
[root@18c9edd21d1e floorplan]# cd picorv32a.floorplan.def
bash: cd: picorv32a.floorplan.def: Not a directory
[root@18c9edd21d1e floorplan]# less picorv32a.floorplan.def
[root@18c9edd21d1e floorplan]# magic -T /openlane working dir/pdks/skywater130A/libs.tech/magic/sky
130A.tech lef read ../../tmp/merged.lef read def picorv32a.floorplan.def &
[1] 10453
[root@18c9edd21d1e floorplan]#
```



