# Cache Coherence

Daniel Sanchez
Computer Science & Artificial Intelligence Lab
M.I.T.

The Shift to Multicore

Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten
New plot and data collected for 2010-2017 by K. Rupp [https://www.karlrupp.net/2018/02/42-years-of-microprocessor-trend-data/]

- Since 2005, improvements in system performance mainly due to increasing cores per chip
- Why?

Multicore Performance

What factors may limit multicore performance?

Amdahl's Law

- Speedup= $\text{time}_{\text{without enhancement}}$ / $\text{time}_{\text{with enhancement}}$
- Suppose an enhancement speeds up a fraction f of a task by a factor of S

$$\text{time}_{\text{new}} = \text{time}_{\text{old}} \cdot ((1-f) + f/S)$$

$$S_{\text{overall}} = 1 / ((1-f) + f/S)$$

time_{old}

(1 - f)	f

time_{new}

(1 - f)	f/S

Corollary: Make the common case fast

Amdahl's Law and Parallelism

- Say you write a program that can do 90% of the work in parallel, but the other 10% is sequential

- What is the maximum speedup you can get by running on a multicore machine?

$$S_{overall} = 1 / ((1-f) + f/S)$$

$$f = 0.9, S=\infty \rightarrow S_{overall} = 10$$

What f do you need to use a 1000-core machine well?

Communication Models

- ## Shared memory:
  - Single address space
  - Implicit communication by reading/writing memory
    - Data
    - Control (semaphores, locks, barriers, …)
  - Low-level programming model: threads

- ## Message passing:
  - Separate address spaces
  - Explicit communication by send/rcv messages
    - Data
    - Control (blocking msgs, barriers, …)
  - Low-level programming model:
    processes + inter-process communication (e.g., MPI)

- ## Pros/cons of each model?

Coherence and Consistency

- **Shared memory systems:**
  - Have multiple private caches for performance reasons
  - Need to provide the illusion of a single shared memory

- **Intuition: A read should return the most recently written value**
  - What is "most recent"?

- **Formally:**
  - Coherence: What values can a read return?
    - Concerns reads/writes to a single memory location
  - Consistency: When do writes become visible to reads?
    - Concerns reads/writes to multiple memory locations

Cache Coherence Avoids Stale Data

Main Memory

Cache $[0xA] = 2	Cache	Cache $[0xA] = 3	Cache
Core 0	Core 1	Core 2	Core 3

**1** LD 0xA → 2

2 ST 3 → 0xA

3 LD 0xA → 2 (stale!)

- A cache coherence protocol controls cache contents to avoid stale cache lines

Implementing Cache Coherence

- Coherence protocols must enforce two rules:
  - *Write propagation*: Writes eventually become visible to all processors
  - *Write serialization*: Writes to the same location are serialized (all processors see them in the same order)

- How to ensure write propagation?
  - *Write-invalidate protocols*: Invalidate all other cached copies before performing the write
  - *Write-update protocols*: Update all other cached copies after performing the write

- How to track sharing state of cached data and serialize requests to the same address?
  - *Snooping-based protocols*: All caches observe each other's actions through a shared bus (bus is the serialization point)
  - *Directory-based protocols*: A coherence directory tracks contents of private caches and serializes requests (directory is the serialization point)

# Snooping-Based Coherence
(Goodman, 1983)

Shared Bus

P_1	Snoopy Cache
P_2	Snoopy Cache
P_3	Snoopy Cache

Physical Memory

DMA — DISKS

Caches watch (snoop on) bus to keep all processors' view of memory coherent

Snooping-Based Coherence

- Bus provides serialization point
  - Broadcast, totally ordered
- Controller
  - One cache controller for each core "snoops" all bus transactions
  - Controller
    - Responds to requests from core and the bus
    - changes state of the selected cache block
    - generates bus transactions to access data or invalidate
- Snoopy protocol (FSM)
  - State-transition diagram
  - Actions
- Handling writes:
  - Write-invalidate
  - Write-update

Processor ld/st

Cache

State	Tag	Data

. . .

| | | |

Snoop (observed bus transaction)

A Simple Protocol: Valid/Invalid (VI)

PrRd / --

PrWr / BusWr

Valid

PrRd / BusRd

BusWr / --

Invalid

PrWr / BusWr

- Assume write-through caches

- Transition nomenclature:

  triggering action /
  taken action(s)

Actions
Processor Read (PrRd)
Processor Write (PrWr)
Bus Read (BusRd)
Bus Write (BusWr)

Valid/Invalid Example

Valid/Invalid Example

Additional loads satisfied locally, without BusRd

Valid/Invalid Example

Main Memory

BusWr 0xA, 3

Cache		
Tag	**State**	**Data**
0xA	V	**3**

Cache		
Tag	**State**	**Data**
0xA	**I**	2

Core 0

Core 1

1 LD 0xA

2 LD 0xA

3 ST 0xA

Valid/Invalid Example

Main Memory

BusRd 0xA

Cache		
Tag	**State**	**Data**
0xA	V	3

Cache		
Tag	**State**	**Data**
0xA	**V**	**3**

Core 0

Core 1

❶ LD 0xA

❸ ST 0xA

❷ LD 0xA

❹ LD 0xA

VI Problems?

Modified/Shared/Invalid (MSI) Protocol

- Allows writeback caches + satisfying writes locally

→ Processor-initiated transitions
⇢ Bus-initiated transitions

Actions
Processor Read (PrRd)
Processor Write (PrWr)
Bus Read (BusRd)
Bus Read Exclusive (BusRdX)
Bus Writeback (BusWB)

MSI Example

Main Memory

BusRd 0xA

Cache		
Tag	**State**	**Data**
0xA	S	2

Cache		
Tag	**State**	**Data**

Core 0

Core 1

① LD 0xA

MSI Example

Main Memory

BusRd 0xA

Cache		
Tag	**State**	**Data**
0xA	S	2

Cache		
Tag	**State**	**Data**
0xA	S	2

Core 0

Core 1

❶ LD 0xA

❷ LD 0xA

Additional loads satisfied locally, without BusRd
(like in VI)

MSI Example

Cache		
Tag	**State**	**Data**
0xA	M	**3**

Cache		
Tag	**State**	**Data**
0xA	**I**	2

Main Memory

BusRdX 0xA

Core 0

Core 1

❶ LD 0xA

❷ LD 0xA

❸ ST 0xA

Additional loads *and stores* from core 0 satisfied locally, without bus transactions (unlike in VI)

MSI Example

Cache interventions

| Main Memory |
|:---:|

BusWB 0xA, 3   BusRdX 0xA

Cache		
Tag	**State**	**Data**
0xA	**I**	3

Cache		
Tag	**State**	**Data**
0xA	**M**	**10**

Core 0

| Core 1 |
|:---:|

- MSI allows caches to serve writes without updating memory, so main memory can have stale data
  - Core 0's cache needs to supply data
  - But main memory may also respond!
- Cache must override response from main memory

MSI Example

Main Memory

BusRd 0xA   BusWB 0xA, 10

Cache		
Tag	**State**	**Data**
0xA	**S**	**10**

Cache		
Tag	**State**	**Data**
0xA	**S**	10

Core 0

Core 1

1 LD 0xA

2 LD 0xA

3 ST 0xA

4 ST 0xA

5 LD 0xA

MSI Optimizations: Exclusive State

- Observation: Doing read-modify-write sequences on private data is common
  - What's the problem with MSI?

- Solution: E state (exclusive, clean)
  - If no other sharers, a read acquires line in E instead of S
 - Writes silently cause E→M (exclusive, dirty)

MESI: An Enhanced MSI protocol
increased performance for private read-write data

Each cache line has a tag

`M`: Modified Exclusive
`E`: Exclusive, unmodified
`S`: Shared
`I`: Invalid

state bits		Address tag

M: Modified Exclusive
E: Exclusive, unmodified
S: Shared
I: Invalid

State diagram:

- M → M: PrWr / -- , PrRd / --
- M → E: PrWr / --
- E → E: PrRd / --
- M ↔ S: BusRd / BusWB
- S → M: PrWr / BusRdX
- M → I: BusRdX / BusWB
- E → M: BusRdX / --
- I → M: PrWr / BusRdX
- E → S: BusRd / --
- I → E: PrRd / BusRd if no other sharers
- S → S: PrRd / -- , BusRd / --
- S → I: BusRdX / --
- I → S: PrRd / BusRd if other sharers

MSI Optimizations: Owner State

- Observation: On M→S transitions, must write back line!
  - What happens with frequent read-write sharing?
  - Can we defer the write after S?

- Solution: O state (Owner)
  - O = S + responsibility to write back
  - On M→S transition, one sharer (typically the one who had the line in M) retains the line in O instead of S
  - On eviction, O writes back line (or another sharer does S→O)

- MSI, MESI, MOSI, MOESI…
  - Typically E if private read-write >> shared read-only (common)
 - Typically O only if writebacks are expensive (main mem vs L3)

Split-Transaction and Pipelined Buses

Atomic Transaction Bus

Req					
Delay			
Response	

Time

Simple, but low throughput!

Split-Transaction Bus

| Req1 | Req2 | Req3 | | |
| | | | | |
| Resp1 | | Resp3 |

- Supports multiple simultaneous transactions
  - Higher throughput
  - Responses may arrive out of order
- Often implemented as multiple buses (req+resp)

Non-Atomicity → Transient States

- Protocol must handle lack of atomicity
- Two types of states
  - Stable (e.g. MSI)
  - Transient
- Split + race transitions
- More complex

Actions
Bus Request (BusReq)
Bus Grant (BusGnt)

BusGnt / BusRdX

PrRd / --

PrWr / --

M

BusGnt / BusInv

BusRd / BusWB

S→M

PrWr / BusReq

S

BusRdX / BusWB

I→M

BusGnt / BusRd

PrRd / --

BusRd / --

BusRdX / --

I→S

PrWr / BusReq

PrRd / BusReq

I

Scaling Cache Coherence

- ## Can implement ordered interconnects that scale better than buses…

Starfire E10000 (drawn with only eight processors for clarity). A coherence request is *unicast* up to the root, where it is serialized, before being *broadcast* down to all processors

- ## … but broadcast is fundamentally unscalable
  - Bandwidth, energy of transactions with 100s of cache snoops?

Directory-Based Coherence

- Route all coherence transactions through a directory
  - Tracks contents of private caches → No broadcasts
  - Serves as ordering point for conflicting requests → Unordered networks

(more on next lecture)

Coherence and False Sharing
Performance Issue #1

state	blk addr	data0	data1	...	dataN

A cache block contains more than one word and cache coherence is done at the block-level and not word-level

Suppose P_1 writes $word_i$ and P_2 writes $word_k$ and both words have the same block address.

What can happen?

How to address this problem?

Coherence and Synchronization
Performance Issue #2

Processor 1	Processor 2	Processor 3

R ← 1
L: swap (mutex), R;
  if <R> then goto L;
    <critical section>
  M[mutex] ← 0;
	R ← 1
	L: swap (mutex), R;
	  if <R> then goto L;
	    <critical section>
	  M[mutex] ← 0;
		R ← 1
		L: swap (mutex), R;
		  if <R> then goto L;
		    <critical section>
		  M[mutex] ← 0;

cache	*cache*	mutex=1

CPU-Memory Bus

Cache coherence protocols will cause mutex to *ping-pong* between P1's and P2's caches.

Ping-ponging can be reduced by first reading the mutex location *(non-atomically)* and executing a swap only if it is found to be zero (test&test&set).

Coherence and Bus Occupancy
Performance Issue #3

- In general, an *atomic read-modify-write* instruction requires two memory (bus) operations without intervening memory operations by other processors

- In a multiprocessor setting, bus needs to be locked for the entire duration of the atomic read and write operation
  $\Rightarrow$ expensive for simple buses
  $\Rightarrow$ *very expensive* for split-transaction buses

- modern processors use
  load-reserve
  store-conditional

Load-reserve & Store-conditional

Special register(s) to hold reservation flag and address, and the outcome of store-conditional

Load-reserve R, (a):
    <flag, adr> ← <1, a>;
    R ← M[a];

Store-conditional (a), R:
    if <flag, adr> == <1, a>
    then cancel other procs'
            reservation on a;
            M[a] ← <R>;
            status ← succeed;
    else status ← fail;

If the snooper sees a store transaction to the address in the reserve register, the reserve bit is set to 0
- Several processors may reserve 'a' simultaneously
- These instructions are like ordinary loads and stores with respect to the bus traffic

Performance:
Load-reserve & Store-conditional

The total number of memory (bus) transactions is not necessarily reduced, but splitting an atomic instruction into load-reserve & store-conditional:

- *increases bus utilization* (and reduces processor stall time), especially in split-transaction buses

- *reduces cache ping-pong effect* because processors trying to acquire a mutex do not have to perform stores each time

Thank you!

Next lecture: Directory-based Cache Coherence