

6.5900 Self-Assessment Test

RV32I Handout

<http://csg.csail.mit.edu/6.5900/>

Here is a brief summary of the RISC-V instructions used in the self-assessment test. The self assessment test uses the RV32I variant. There are 31 32-bit general-purpose registers (x1 to x31), and register x0 is hardwired to 0. Memory is byte-addressible, and a word in memory is defined to be 32-bit wide.

Instruction	Syntax	Description	Execution
ADD	<code>add rd, rs1, rs2</code>	Add	$\text{reg}[\text{rd}] \leftarrow \text{reg}[\text{rs1}] + \text{reg}[\text{rs2}]$
ADDI	<code>addi rd, rs1, constant</code>	Add Immediate	$\text{reg}[\text{rd}] \leftarrow \text{reg}[\text{rs1}] + \text{constant}$
SUB	<code>sub rd, rs1, rs2</code>	Subtract	$\text{reg}[\text{rd}] \leftarrow \text{reg}[\text{rs1}] - \text{reg}[\text{rs2}]$
LW	<code>lw rd, offset(rs1)</code>	Load Word	$\text{reg}[\text{rd}] \leftarrow \text{mem}[\text{addr} + 3 : \text{addr}]$
SW	<code>sw rs2, offset(rs1)</code>	Store Word	$\text{mem}[\text{addr} + 3 : \text{addr}] \leftarrow \text{reg}[\text{rs2}]$
BEQ	<code>beq rs1, rs2, label</code>	Branch if =	$\text{pc} \leftarrow (\text{reg}[\text{rs1}] == \text{reg}[\text{rs2}]) ? \text{label} : \text{pc} + 4$
BNE	<code>bne rs1, rs2, label</code>	Branch if \neq	$\text{pc} \leftarrow (\text{reg}[\text{rs1}] != \text{reg}[\text{rs2}]) ? \text{label} : \text{pc} + 4$

Note:

- *offset* and *constant* are signed 12-bit values that are sign-extended to 32-bit values
- *label* is a 32-bit memory address or its alias name
- *addr* is a load/store address as calculated by $\text{reg}[\text{rs1}] + \text{offset}$