
```
regfile.v: - [Register file]
-> has option to restet all registers to Zero
-> register o is hardcoded to zero.
-> wrule enable is single bit.
control.v : [control unit]
 input: instruction [31:0]
 outputs: -> alusrc [1:0]: - decides whether
                immediate generate is used or not
                and higher bit denotes position of
                 immediate reg.
                 decides whether domem dutput or
           -> mem to reg
                 alu output should be used as
                 indata for registerfile
                  write enable for regtile
           -> requarite
           -> memunite [3:0]
                  write enable for driem
                   high it it's a branch type instr.
            -> branch
           -> aluop [1:0]
                    00 - ld/sw
                    Ol -> b type
                   10 > R-type
                     OII a ALW not used
```

ALU Control. V input ALVOP, funct, Junct 3 decides what AW operation output Awcon. will be used 0000 ADD 1000 SUB 0001 SLL 0010 SLT ODII SLTU 0100 XOR 0101 SRL (101 SRA 0110 OR. 0111 AND



Scanned by CamScanner