

Single-cycle CPU implementation

Now that we successfully implemented ALU, DMEM, IMEM, REGFILE which are important parts of a processor, we almost finished 25% of our work. Now we should write a CONTROL UNIT to decide what to do for each instruction and PC (Program Counter) to maintain flow of instructions.

My approach is similar to that of the idea in chapter 4 of book **Computer Organisation and Design by Hennessy and Patterson**.

Goal : Implement a single cycle CPU

Assumptions

- IMEM and DMEM are capable of combinational read, and DMEM does clocked write (value in memory updated at clock edge).
- IMEM and DMEM sizes will be restricted so that it can be implemented on the available hardware - you do not have to implement them.
- Instruction memory databus width is 32 bits, so you always read back 32 bit data. But the address you get will be a byte address, which means you need to truncate to nearest multiple of 4 and read that value. For example, if IADDR=0, 1, 2 or 3 the same 32-bit value will be returned, similarly 4-7 etc.
- Data memory should be capable of byte, half-word and word reads and writes, but the databus width is always 32 bits.
 - For reading: DADDR=0,1,2,3 will all return the same value, but inside the CPU you should extract the correct byte or half-word. We will use the notation that DMEM[addr] returns a 32-bit value, while DMEMB[addr] is the byte value stored at the exact address.
 - Example: assume DMEM[0] contains the 32-bit value 0x12345678. Because this is a little-endian system, it will be stored as DMEMB[0] = 0x78, DMEMB[1] = 0x56, DMEMB[2] = 0x34, DMEMB[3] = 0x12. Assume x2=0
 - LW x1, 0(x2) will result in x1 = 0x12345678
 - LH x1, 0(x2) => x1 = 0x00005678
 - LH x1, 2(x2) => x1 = 0x00001234
 - LH x1, 1(x2) is a misaligned access error - you can ignore this for now
 - LB x1, 0(x2) => x1 = 0x00000078
 - LB x1, 1(x2) => x1 = 0x00000056

- For writing, you should update only the appropriate values. To enable this, assume that you have 4 separate write enable signals `we[0:3]`, and the appropriate value should be written.
- Example, assume for each of the below that `DMEM[0] = 0x12345678` as before, `x2=0`, and `x1=0xabcdef90`
 - `SW x1, 0(x2) => we[3:0] = 1111, DMEM[0] = 0xabcdef90`
 - `SH x1, 0(x2) => we[3:0] = 0011, DMEM[0] = 0x1234ef90`
 - `SH x1, 2(x2) => we[3:0] = 1100, DMEM[0] = 0xef905678`
 - `SH x1, 1(x2)` is a misaligned access error
 - `SB x1, 0(x2) => we[3:0] = 0001, DMEM[0] = 0x12345690`
 - `SB x1, 1(x2) => we[3:0] = 0010, DMEM[0] = 0x12349078`
- Note for writing: the DMEM does not know whether you are trying to write a byte or half-word, so the shifting of data before writing has to be done inside the CPU itself. The `we` signal is only used to enable the appropriate byte writes, and will not do any shifting of the data.

Module interface

```
module CPU(
    input clk,
    input reset,
    output [31:0] iaddr, // address to instruction memory
    input [31:0] idata,  // data from instruction memory
    output [31:0] daddr, // address to data memory
    input [31:0] drdata, // data read from data memory
    output [31:0] dwdata, // data to be written to data memory
    output [3:0] we,      // write enable signal for each byte of 32-b word
    // Additional outputs for debugging
    output [31:0] x31,
    output [31:0] pc
)
```

RV32I Base Integer Instruction Set

RV32I Base Instruction Set							
imm[31:12]				rd	0110111	LUI	
imm[31:12]				rd	0010111	AUIPC	
imm[20 10:1 11 19:12]				rd	1101111	JAL	
imm[11:0]			rs1	000	rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ	
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE	
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT	
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE	
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU	
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU	
imm[11:0]			rs1	000	rd	0000011	LB
imm[11:0]			rs1	001	rd	0000011	LH
imm[11:0]			rs1	010	rd	0000011	LW
imm[11:0]			rs1	100	rd	0000011	LBU
imm[11:0]			rs1	101	rd	0000011	LHU
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB	
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH	
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW	
imm[11:0]			rs1	000	rd	0010011	ADDI
imm[11:0]			rs1	010	rd	0010011	SLTI
imm[11:0]			rs1	011	rd	0010011	SLTIU
imm[11:0]			rs1	100	rd	0010011	XORI
imm[11:0]			rs1	110	rd	0010011	ORI
imm[11:0]			rs1	111	rd	0010011	ANDI
0000000	shamt	rs1	001	rd	0010011	SLLI	
0000000	shamt	rs1	101	rd	0010011	SRLI	
0100000	shamt	rs1	101	rd	0010011	SRAI	
0000000	rs2	rs1	000	rd	0110011	ADD	
0100000	rs2	rs1	000	rd	0110011	SUB	
0000000	rs2	rs1	001	rd	0110011	SLL	
0000000	rs2	rs1	010	rd	0110011	SLT	
0000000	rs2	rs1	011	rd	0110011	SLTU	
0000000	rs2	rs1	100	rd	0110011	XOR	
0000000	rs2	rs1	101	rd	0110011	SRL	
0100000	rs2	rs1	101	rd	0110011	SRA	
0000000	rs2	rs1	110	rd	0110011	OR	
0000000	rs2	rs1	111	rd	0110011	AND	
fm	pred	succ	rs1	000	rd	0001111	FENCE
000000000000			00000	000	00000	1110011	ECALL
000000000001			00000	000	00000	1110011	EBREAK

We are neglecting last three instructions for now. (FENCE, ECALL, EBREAK).


To know the basics of each instruction, you can refer [this](#).

How I did it..

To decode what instruction does, we need to check it's opcode which are lowest 7 bits of the given 32-bit instruction and we should activate some signals and deactivate signals based on that. That's where Control Unit comes into picture.

Control Unit manages the signals based on the instruction. For example, for an LD instruction - it sets register file we(write enable) as high and for ST instruction - it sets we for DMEM as high etc.

My proposed CPU block diagram



Now, we should prepare the control unit based on above block diagram.

Control unit

ALUsrc [1:0]

ALUsrc decides the input of ALU which are in1 and in2.

ALUsrc[1]	in1
0	rv1
1	PC
ALUsrc[0]	in2
0	rv2
1	immgen

memtoreg

It decides whether drdata or aluout should go to indataforreg for regfile.

memtoreg	indataforreg
0	aluoutdata
1	drdata

regwrite

It is directly mapped to we (write enable) of regfile.

memwrite [3:0]

It decides we of dmem.

instr	memwrite
SW	1111
SH	0011
SB	0001
others	0000

It is directly mapped to we of dmem though. A logic in CPU decides we based on which bytes are being addressed.

branch [2:0]

It provides logic to find next instruction address for JAL or BEQ type instructions.

instr	branch
non-branch type	000
branch if zero type	010
branch if not zero type	001
JAL	011
JALR	100

aluop [1:0]

It provides logic for ALU operation

aluop	operation of ALU
00	always add
01	sub OR slt OR sltu
10	normal

regin [1:0]

It decides indata for regfile.

regin	indata
00	immgen
01	indataforreg
10	PC_plus4

imm[2:0]

It calculates offset (immgen) from idata.

instr	imm
I-type	000
U-type	010
S-type	001
J-type	011
B-type	100
IU-type	101

Based on above signals, outputs of control unit looks like this.

	ALUsrc	memtoereg	regwrote	memwrite	branch	always	regin	imm	opcode
ADDPC	11	0	1	0000	000	00	01	010	001011
ADDPC	x	0	1	0000	000	x	00	010	011011
LUI	x	0	1	0000	000	x	10	011	110111
JAL	x	0	1	0000	011	x	10	011	110111
JALR	01	0	1	0000	100	00	10	000	110011
BEQ, BGE, BGEU	00	0	0	0000	010	01	x	100	110001
BNE, BUI, BUIU	00	0	0	0000	001	01	x	100	110001
W, LB, LH	01	1	1	0000	000	00	01	000	000001
LB, LH, LW	01	1	1	0000	000	00	01	101	000001
SB, SH, SW	01	0	0	0001	000	00	x	001	010001
SW				1111					
ALUI	01	0	1	0000	000	10	x01	000	001001
ALU	00	0	1	0000	000	10	01	x	011001

Finally..

- Yeah !! That's it !! Based on your architecture define Control Unit and output signals accordingly. Now wire CPU based on signals and the instruction. As simple as that.
- You can find my CPU wiring in `cpu.v`. I written Control Unit in `control.v`, Program Counter in `pc.v`, ALU in `alu.v`, ALUControl in `alucontrol.v`, did offset calculation in `immgen.v` and imported everything to `cpu` module at last.
- We can connect `imem.v` and `dmem.v` to `cpu.v` in a testbench file `cpu_tb.v` and can simulate given instruction sets.
- `imem1_ini.mem` to `imem5_ini.mem` contains some instruction sets for storing in `imem.v`. If your code is correct, `x31` should be 0 after all instructions for all 5 .mem files (for debugging).