EECS-361 COMPUTER ARCHITECTURE- I GROUP PROJECT-2 - PIPELINED PROCESSOR

GROUP 5- MEMBERS

MATTHEW LENK YUE WANG NITHIN KRISHNAN

CONTENTS:

- . Introduction
- . Design
- . Main Entities
- . Simulation
- . Results

Introduction:

Pipelining is the method of splitting instructions into several small portions and executing them in every clock cycle. However, instead of waiting for the current instruction to finish before starting execution of the next one, the first stage of the second instruction starts executing on the second clock cycle (first instruction is executing its second stage). Pipelining a processor doesn't improve latency of every instruction, but it improves the overall throughput of the system.

Design:

The pipelined processor is realised with the help of ModelSim software, with the test programs loaded into the memory unit of the processor. It consists mainly of an Instruction Fetch Unit, a Register file, an Arithmetic and Logic Unit, a Memory Unit, hazard detection and control, a forwarding unit and registers in between the stages of the pipeline.

The instruction set for this processor contains the following instructions:

1. • arithmetic: add, addi, addu, sub, subu

2. • logical: and, or, sll3. • data transfer: lw, sw

4. • conditional branch: beq, bne, bgtz, slt, sltu.

The different types of instructions in the MIPS architecture is

- 1. R-type instruction
- 2. I-type instruction
- 3. J-type instruction

The instruction fetch unit gets the new instruction from the Program Counter and decodes it.

The register file stores the input operands for the operation to be performed as well any data that has to be written back.

There are additional registers in-between the different stages of the pipeline in order to store the results. In the case of a hazard or a pipeline flush, the previous address of data is still available and the program counter does not have to be reset again.

The hazard detection unit, detects 2 types of data hazards(type A and B) and returns a value back. Which helps in deciding where the signal should be forwarded and which signals should be forwarded.

The ALU performs the required arithmetic or logic operation ,which is selected by an ALU control, and produces an output.

Finally, data is stored in the memory unit, which can then be written back to the register file depending on the instruction.

New Main Entities:

entity Register IF ID is

(The provided Single Cycle Processor was used for the non-pipeline components)

Registers between Stages: The registers between the various stages of the pipeline take in the previous stage values as inputs and provide them as inputs to the next stage on the next clock edge. This ensures that only the latest values are stored in the registers pertaining to the corresponding stage, as the stages execute concurrently. Here is an example of our pipeline registers. This is the register between the instruction fetch and decode stages.

```
port(
clk: in std logic;
IF ID write enable: in std logic;
pc plus4 in :in std logic vector(31 downto 0);
opcode, func :in std logic vector(5 downto 0);
Rs,Rt,Rd,shamt: in std logic vector(4 downto 0);
imm16: in std logic vector(15 downto 0);
pc plus4 out :out std logic vector(31 downto 0);
opcode out, func out :out std logic vector(5 downto 0);
Rs out,Rt out,Rd out,shamt out: out std logic vector(4 downto 0);
imm16 out: out std logic vector(15 downto 0));
end entity;
-- Inside the architecture
inst in(31 downto 26)<=opcode;
inst in(20 downto 16)<=Rt;
inst in(25 downto 21)<=Rs;
inst in(15 downto 11)<=Rd;
inst in(10 downto 6)<=shamt;
inst in(5 downto 0)<=func;
inst in(15 downto 0)<=imm16;
opcode out<=inst out(31 downto 26);
```

```
Rt_out<=inst_out(20 downto 16);
Rs_out<=inst_out(25 downto 21);
Rd_out<=inst_out(15 downto 11);
shamt_out<=inst_out(10 downto 6);
func_out<=inst_out(5 downto 0);
imm16_out<=inst_out(15 downto 0);
store_PC: Reg_32_bit port map (clk, IF_ID_write_enable, pc_plus4_in, pc_plus4_out);
store_instruction: Reg_32_bit port map (clk, IF_ID_write_enable, inst_in, inst_out);
```

Hazard Detection and Forwarding: Our hazard detection and forwarding was based upon the book's recommended design. This design allows for us to deal with both execution and memory hazards. Hazard detection is based upon the read and write registers and the write enable signals at various points of the processor. The forwarding signals went into multiplexers in the processor to decide what the inputs should be to the ALU.

1. EX hazard:

```
if (EX/MEM.RegWrite
and (EX/MEM.RegisterRd ≠ 0)
and (EX/MEM.RegisterRd = ID/EX.RegisterRs)) ForwardA = 10
if (EX/MEM.RegWrite
and (EX/MEM.RegisterRd ≠ 0)
and (EX/MEM.RegisterRd = ID/EX.RegisterRt)) ForwardB = 10
```

2. MEM hazard:

```
if (MEM/WB.RegWrite
and (MEM/WB.RegisterRd ≠ 0)
and (MEM/WB.RegisterRd = ID/EX.RegisterRs)) ForwardA = 01
if (MEM/WB.RegWrite
and (MEM/WB.RegisterRd ≠ 0)
and (MEM/WB.RegisterRd = ID/EX.RegisterRt)) ForwardB = 01
```

Screen shots taken form Computer Organization and Design 5th Edition by Patterson and Hennesy

```
nz0: not_zero_compare port map(rd_EX_MEM, a0);
ec0: equality_checker port map(rd_EX_MEM, rs_ID_EX, a1);
and0: and_gate port map(a0, a1, a2);
and1: and_gate port map(WriteEnable_EX_MEM, a2, a3); -- a3 means ex hazard FA=10
```

```
n0: not_gate port map(a3,b0); -- not a ex hazard
nz1: not_zero_compare port map(rd_EX_MEM, b1);
ec3: equality_checker port map(rd_MEM_WB, rs_ID_EX, b2);
and4: and gate port map(WriteEnable MEM WB, b1, b3);
and5: and_gate port map(b3, b0, b4);
and6: and_gate port map(b4, b2, b5); --b9 means mem hazard FA=01
A(1)<= a3; --Ex Hazard
A(0) <=b5;--Mem Hazard
nz2: not_zero_compare port map(rd_EX_MEM, c0);
ec4: equality_checker port map(rd_EX_MEM, rt_ID_EX, c1);
and7: and_gate port map(WriteEnable_EX_MEM, c0, c2);
and8: and_gate port map(c2, c1, c3);
n1: not_gate port map (c3, d0);
nz3: not zero compare port map (rd MEM WB, d1);
ec5: equality_checker port map(rd_MEM_WB, rt_ID_EX, d2);
and9: and_gate port map(d0, d1, d4);
and 10: and gate port map(d4,d2, d5);
B(1) \le c3;
B(0) \le d5;
```

Generating Stalls:

When we detect either a load word or a branch instruction, our design was to have a single cycle stall.

Top-Level Entity: The top level entity(datapath), connects all the components together. As expected, this assignment created a lot more connections than the single cycle processor. Clear labeling was a necessity to keep track of each signal and ensure that it was connecting the correct components.

```
VHDL IMplementation:
begin
--IF STAGE
w1: mux_32 port map(Branch,pc_plus4,branchaddress,nextAddress);
w2: pc port map(clk, reset, start, nextAddress, instAddress);
w3: inst_mem generic map (mem_file=>mem_file)
```

```
port map (instAddress, opcode, func, Rs, Rt, Rd, shamt, imm16);
w4: full adder 32bit port map (cin=>'0', x=>instAddress, y=>x"00000004",
z=>pc plus4);
w5: stall generate port map(clk,reset,opcode,stall signal);
w6: Register IF ID port
map(clk,stall signal,pc plus4,opcode,func,Rs,Rt,Rd,shamt,imm16,
       pc plus4 out, opcode out,
func out,Rs out,Rt out,Rd out,shamt out,imm16 out);
--ID STAGE
w7: ControlUnit port
map(opcode out,tempALUOp,tempRegDst,tempALUSrc,tempMemToReg,
  tempRegWrite,tempMemRead,tempMemWrite,tempBranchNE,tempBranch
,tempBranchTZ,
  tempExtOP);
w8: register file port map(clk,reset,tempRegWrite,Rs out, Rt out, WB Rw,
WB data in, tempA, tempB);
w9: ALUCU port map(tempALUOp, func out, tempALUctr);
w10: register ID EX port
map(clk,tempALUOp,tempRegDst,tempALUSrc,tempMemToReg,tempRegWrite,
tempMemRead,tempMemWrite,tempBranchNE,tempBranch,tempBranchTZ,tempExtOP
,shamt out,
  pc plus4 out,tempA,tempB,imm16 out,Rt out,Rd out,tempALUctr,
EX ALUOp, EX RegDst, EX ALUSrc, EX MemToReg, EX RegWr, EX MemRead, EX M
emWr,EX BranchNE,
EX Branch, EX BranchTZ, EX ExtOP, EX shamt, EX pc, EX tempA, EX tempB, EX imm
16,EX Rt,EX Rd,
  EX ALUctr);
--EX STAGE
w11: sign_ext port map(EX_imm16, signEX_imm32);
w12: Extender port map(EX imm16,EX eximm32);
w13: mux 32 port map(EX ExtOp,EX eximm32,signEX imm32,MUX EX imm32);
```

```
w14: mux 32 port map(EX ALUSrc,EX tempB,MUX EX imm32,EX imm32);
w15: mux4to1 port map(A,EX imm32,WB data in,MEM Forward,
  "(Aqo,"00000000000000000000000000000",(Aqo,
w16: mux4to1 port map(B,EX imm32,WB data in,MEM Forward,
  "00000000000000000000000000000000",opB);
w17: ALU port
map(EX ALUctr,opA,opB,EX shamt,EX carryout,EX overflow,EX zero,EX result);
w18: not gate port map(EX zero, Nzero);
w19: not gate port map(x=>EX carryout,z=>EX carryout not);
w20: and_gate PORT MAP(EX_BranchNE, Nzero, BranchNE out);
w21: and gate PORT MAP(EX Branch, EX zero, Branch out);
w22: and gate PORT MAP(EX BranchTZ, EX carryout not, BTZ out 1);
w23: and gate PORT MAP(BTZ out 1, Nzero, BranchTZ out);
w24: or gate PORT MAP(BranchNE out, Branch out, Btemp);
w25: or gate PORT MAP(BranchTZ out, Btemp, EX BranchTaken);
w26: mux 5 port map(EX RegDst, EX Rt, EX Rd, EX Rw);
adder shift(31 downto 2)<=signEX imm32(29 downto 0);
adder shift(1 downto 0)<="00";
w27: adder 32 port map(EX pc,adder shift,branchaddress);
w28: and gate port map(EX BranchTaken,EX Branch,Branch);
w29: Register EX MEM port
map(clk,EX result,EX tempB,EX Rw,EX MemToReg,EX RegWr,
  EX MemRead, EX MemWr,
MEM result, MEM tempB, MEM Rw, MEM MemToReg, MEM RegWr, MEM MemRead,
MEM MemWr);
--MEM STAGE
w30: or gate port map(MEM MemWr,MEM MemRead,MEM MemRw);
w31: and gate port map(clk,MEM MemRw,MEM MemClk);
w32: data mem generic map(data mem file=>mem file)
       port map(MEM MemClk, MEM MemRead, MEM MemWr, MEM result,
MEM tempB, MEM MemOut);
```

w33: mux_32 port map(MEM_MemToReg, MEM_result, MEM_MemOut, MEM_Forward);

w34: Register_MEM_WB port

map(clk,MEM_result,MEM_MemOut,MEM_Rw,MEM_MemToReg,MEM_RegWr, WB_result,WB_MemOut,WB_Rw,WB_MemToReg,WB_RegWr);

--WB STAGE


w35: mux_32 port map(WB_MemToReg, WB_result, WB_MemOut, WB_data_in);

Forwarding: forwarding_unit port map(EX_Rs, EX_Rt, MEM_Rw, WB_Rw, MEM_RegWr, WB_RegWr, MEM_MemToReg, A, B, stallF);

end architecture structural;

Simulation:

Unsigned Sum



Screen Capture of Unsigned Sum


A and B refer to execution forward and memory forward respectively

Bills Branch

/a_pipeline_tb/PD/F-wdStall 0 /a_pipeline_tb/PD/IF_ID_write_enable U	L- /a_ppeline_tb/PD/mm16_out 00 /a_pipeline_tb/PD/pcsel 0	out t	+- /a_pipeline_tb/PD/Rs_out 02	15 /a_pipeline_tb/PD/shamt	-	15 /a_pipeline_tb/PD/Rt 07 /a_pipeline_tb/PD/Rd 15	+- /a_pipeline_tb/PD/Rs 02	-	/a_pipeline_tb/PD/pranchaddress /a_pipeline_tb/PD/opcode		
1 /2	0004 ,FFF9 0004 0002 ,0004 0		04 (02	00 JiF		02 (07)1F	02 ,04	04 4	00400048		00400048 0040004C
)[1)[6	9 ()0000 4 ()FFF9) IF	(07),00)06)03),39)07 (02	05			
)(0)(2), 202A), 0000)00)	(03) ₀₄	,00 ,00)23),00400038),00	(00400038 (00400038 (0040003C	
) <u>(</u>),0002),30),00),04),05	7.4)05)03)06)02)04)06	,02 ,04		(00400040	0040003C 00400040
	3022 ,0004 0002			, , ,		02	,02	, U4	100048	00400040 00400048 0040004C	00400040 00400048 00400044 0040004C

Screen capture of bills branch

Sort Branch:



Screen Capture of Sort Branch

Results:

Our pipeline structure and the stalling of our programs appeared to be working correctly. There was some issues with our forwarding and the programs end up in infinite loops so they never reach completion.