

# COMPUTER ARCHITECTURE

## Homework - 3.

1. a) Clock cycle time of a non-pipelined processor

$$300 \text{ ps} + 450 \text{ ps} + 200 \text{ ps} + 400 \text{ ps} + 200 \text{ ps} = 1550 \text{ ps}$$

Clock cycle time of a pipelined processor (Clock cycle time of the longest block (Instruction Decode) = 450 ps.

b) For a load word instruction: All the stages of the processor is used. Latency of a non-pipelined processor = 1550 ps

Pipelining doesn't improve latency of a processor just the overall throughput.

$$\text{Latency in a pipelined processor} = 450 \times 5 \text{ stages} = 2250$$

c) We could split the largest stage into 2 parts with latency = 225 ps each.

The new clock cycle time would be 400 ps (MEM) block

d) The load word & store word instructions use the data memory which accounts for 25% of CPU Utilization.

e) The ALU & load word could write back to the write-register in the register unit, which accounts for 75% of CPU utilization.

f) Single cycle Non-pipelined processors take one cycle to execute each instruction.



Pipelining increases instruction throughput.

A LW would complete in 5 cycles

A SW would complete in 4 cycles

An ALU would complete in 4 cycles

A Branch would complete in 3 cycles

Speed up of the pipeline would be

$$6 \div 4 = 1.5 \times 3 + 1.5 \times 5 + 1 \times 4 = 4.$$

2. a) Data Dependence in the second & third instruction.  $R_1$  is used before it is written back to the register.  $R_2$  is used before it is computed in the third instruction.

~~No structural~~ <sup>No</sup> Control Hazards

§ Structural hazard is writing long in inst 1 & reading in 3

b) The hazards present are Data Hazards.

or  $r_1, r_2, r_3$

nop.

nop.

~~nop.~~

or  $r_2, r_1, r_4$ .

nop.

nop.

~~nop.~~

or  $r_1, r_1, r_2$ .

c) If there is full forwarding, no nop instructions are required.

d) Total execution time without forwarding

$$300 \times 11 \text{ cycles} = 3300 \text{ ps}$$

Total execution time with full-forwarding

$$300 \times 7 \text{ cycles} = 2100 \text{ ps} = 2150$$

$$\text{Speedup Achieved} = 11 \text{ cycles} / 7 \text{ cycles} = 1.571 = 1.34$$

e) No nops required for AW-AW forwarding also

$$f) \text{ Total execution time with AW-AW forwarding} = 340 \text{ ps} \times 7 = 2380$$

$$\text{Speedup compared to a no forwarding pipeline} = 3300 / 2380 = 1.386$$

3.c) The first instruction that consumes the result after it is produced will require 2 stalls & the second one will require one stall.

$$\begin{aligned} \text{Total cycles per instruction} &= 1 + 0.5 \times 2 + 0.5 \times 2 + 0.5 \times 1 + 0.5 \times 1 \\ &= 1 + 0.75 + 0.5 \\ &= 1.9 \end{aligned}$$

$$\text{No. of cycles per instruction lost due to data hazards} = 0.9$$

$$\begin{aligned} \text{fraction of cycles lost due to data hazards} &= 0.9 / 1.9 \\ &= 0.47 \end{aligned}$$



b) If there is full forwarding all EX & MEM stage results can be forwarded without stalls. The WB stage results require stalls.

$$CPI \text{ with stalls} = 1.4 \cdot 1.5 \times 1 = 1.15$$

$$\text{clocks lost due to hazards} = 0.15$$

$$\text{fraction of clocks lost} = 0.15 / 1.15 = 0.013$$

c) for EX/MEM no. of stall cycles =

$$0.15 + 0.05 + 0.2 + 0.15 = 0.55$$

for MEM/WB no. of stall cycles =

$$0.05 + 0.15 + 0.1 + 0.15 = 0.45$$

Since MEM/WB results in lesser number of clock cycles it is better.

2) No forwarding.

$$CPI = 1.9$$

$$\text{Clock cycle time} = 170 \text{ ps}$$

$$\text{Time taken to execute instruction} = 1.9 \times 170$$

$$= 323 \text{ ps}$$

full forwarding

$$CPI = 1.15$$

$$\text{Clock cycle time} = 170 \text{ ps}$$

$$\text{Time taken to execute instruction} = 195.5 \text{ ps}$$

$$\text{Speed up achieved} = 323 / 195.5 = 1.652 = 65.2\% \text{ speedup}$$



e) If all data hazards were eliminated.

$$CPI = 1.$$

$$\text{Clock cycle time} = 180 \text{ ps.}$$

$$\text{Additional speedup achieved} = 195.12 / 180 = 1.086 \\ = 8.6\%$$

This is 8.6% more than full forwarding.

f) Number of stall cycles for EX/NEN = 0.55

$$CPI = 1.55.$$

$$\text{Clock cycle time} = 170.$$

$$\text{Latency} = 170 \times 1.55 \rightarrow \text{①}$$

$$\text{for NEN/WB} = 0.45$$

$$\text{Clock cycle time} = 170$$

$$\text{Latency} = 0.45 \times 170 \rightarrow \text{②}$$

Seeing ① & ② we can see that NEN/WB results in a shorter time per instruction.

A)  $CPI \text{ due to mispredicted branches} = \text{percentage of branches} \times \text{misprediction percentage} \times \text{penalty}$   
 $= 0.2 \times 0.6 \times 2 = 0.24 \text{ additional cycles required.}$

b) ~~Additional~~  $CPI = 0.2 \times 0.4 \times 2 = 0.16 \text{ additional cycles.}$

c) Additional CPI =  $0.2 \times 0.15 \times 2 = 0.06$  additional cycles.

f) let number of instructions executed in the program be  $x$ .

Correctly predicted  $x \times 0.5$

Correctly predicted complex branches  $x \times 0.05$

Accuracy on complex branches =  $(x \times 0.05) / (x \times 0.2)$   
 $= 0.25$

25% of instructions are predicted correctly.

d) Only half the branches are branch statements.

Additional CPI =  $1 + 0.2 \times 0.15 \times 2 \times 0.5 = 1.03$

Speedup =  $1.06 / 1.03 = 1.029$ .

e)  $(1 + 2(0.5)) \times (0.2)(0.5) = 0.052 = 1.052$  of All  
~~mod/mod~~

Speed up =  $1.06 / 1.052 = 1.007$

5.1 a) Accuracy of Always taken =  $2/5 = 0.6$

Accuracy of Always not taken =  $2/5 = 0.4$

b) Predictor result : 0 1 0 1 0

So it predicts : NT NT NT NT NT

Accuracy =  $2/5 = 0.4$




c) If this pattern is repeated forever.

predictor: 0 1 0 1 0 1 1 2 1 2 1 2 2 3 2 3 | ... <sup>steady state</sup>

Steady state pred: T T T T

Accuracy =  $3/5 = 0.6$

d) We can have a 5 bit shift register to store the correct branches. so, if the pattern is repeated forever. The correct branch will be taken always.



The pattern will just keep shifting through the shift register & produce ~~only~~ the correct branch of. In this case, the pattern repeated would be 01001


e) If the exact opposite is given, the <sup>accuracy</sup> ~~pattern~~ would be zero.



- b) for the first 4 branches  
 number of predictions correct = 3.  
 Accuracy =  $3/4$ .  
 → ignore the first calculation Bb)

~~for a 2-bit predictor, if it is repeated forever.  
 accuracy =  $3/5$ .~~

f) The same branch predictor can be implemented, but based on the input to the shift register. We can just take inverse of the final output or give it to the system as it is.



Output logic drawn below

