

# Computer Architecture

Homework - 1.

1. for ( $i=0; i \leq 8; i++$ )

for ( $j=0; j \leq 8000; j++$ )

$$A[i][j] = B[i][0] + A[i][j]$$

- Each 32 bit integer requires 4 cache blocks to store, therefore ~~one~~ two 32-bit integers can be stored in the 8 byte cache block.
- variables  $i, j$  &  $B[i][0]$  are referenced frequently and exhibit temporal locality.
- Variables  $A[i][j]$  &  $B[i][0]$  exhibit spatial locality.
- Total number of elements in the array =  $8000 \times 8 = 64000$  each 32 bit.  
~~This means we require 8000 bytes of~~  
 We can represent the above data using  $64000/4 = 16000$  bytes.  
 This would require  $16000/8 = 2000$  cache blocks.
- $i, j$  &  $B[i][0]$  represent temporal locality.
- $A[i][j]$  &  $B[i][0]$  represent spatial locality.



| 2.a) | Word Address | Binary   | Tag  | Index | Hit/Miss |
|------|--------------|----------|------|-------|----------|
|      | 3            | 0000001  | 0000 | 001   | M        |
|      | 180          | 10110100 | 1011 | 0100  | M        |
|      | 34           | 00010010 | 0010 | 0010  | M        |
|      | 2            | 00000010 | 0000 | 0010  | M        |
|      | 157          | 10011101 | 1001 | 1101  | M        |
|      | 88           | 01011000 | 0101 | 1000  | M        |
|      | 190          | 10111100 | 1011 | 1110  | M        |
|      | 24           | 00011000 | 0001 | 1000  | M        |
|      | 181          | 10110111 | 1011 | 1011  | M        |
|      | 34           | 00100010 | 0010 | 0010  | M        |
|      | 186          | 10110101 | 1011 | 0101  | M        |
|      | 253          | 11111101 | 1111 | 1101  | M        |

| b) | Word Address | Binary   | Tag | Index | Hit/Miss |
|----|--------------|----------|-----|-------|----------|
|    | 3            | 0000001  | 0   | 1     | M        |
|    | 180          | 10110100 | 11  | 2     | M        |
|    | 34           | 00100010 | 2   | 1     | M        |
|    | 2            | 00000010 | 6   | 0     | M        |
|    | 157          | 10011101 | 9   | 6     | M        |
|    | 88           | 01011000 | 5   | 4     | M        |
|    | 190          | 10111100 | 11  | 7     | M        |
|    | 24           | 00011000 | 1   | 4     | M        |
|    | 181          | 10110111 | 11  | 5     | M        |
|    | 34           | 00100010 | 2   | 1     | M        |
|    | 186          | 10110101 | 11  | 5     | M        |
|    | 253          | 11111101 | 15  | 6     | M        |

3 a) Assuming the stream represents byte addresses the first access will be a miss. The following 31 bits will be hit. Then the next 32<sup>nd</sup> bit will be a miss and so on:

So there will be a miss rate of  $1/32$ .

b) Cache size of 16 bytes -  $1/16$

Cache size of 64 bytes -  $1/32$

Cache size of 128 bytes -  $1/64$

This workload exploits a spatial locality.

4. Input Stream: 4669, 2227, 12916, 34587, 45870, 12608, 45255

We can divide by (1024) 4Kb ~~to~~ and take integer

| Value for VPN | VPN            | TLB  | Page Table       | Page fault |
|---------------|----------------|------|------------------|------------|
| 4669          | 1              | Miss | Miss             | Yes        |
| 2227          | 0              | Miss | Hit              | No         |
| 12916         | 3              | Hit  | <del>Hit</del> - | No         |
| 34587         | <del>7</del> 8 | Miss | Miss             | Yes        |
| 45870         | 11             | Hit  | -                | No         |
| 12608         | 3              | Hit  | -                | No         |
| 45255         | 11             | Hit  | -                | No         |

TLB

| Valid          | Tag              | PPN              |
|----------------|------------------|------------------|
| 1              | 11               | 12               |
| 1              | <del>8</del> 7/8 | <del>14</del> 14 |
| 1              | 3                | 8                |
| <del>0</del> 1 | <del>4</del> 1   | <del>9</del> 13. |



Valid

PPN

1

5

1

13. Disk

0

disk

1

8

1

9

1

11

0

disk

1

4

0

disk 14

0

disk

1

3

1

11

2c)

8 <sup>bits</sup>

~~index~~ = 3 bit index

decimal

Binary

Tag

Index

hit/miss

3

00000011

0000 0

011

M

180

1011 0100

1011 0

100

M

34

00100010

0100

010

M

2

00000010

0000

010

M

157

10011101

10011

101

M

88

01011000

01011

000

M

190

10111000

10111

000

M

24

00010000

00011

001

M

181

10010001

10110

010

M

34

00100010

00100

010

M

186      1011 1010      10111      010      4  
 253      1111 1101      11111      101      14

Cache Miss ratio = 12/12

- 4 blocks = 2 bit index  
 Tag

|     | Tag                   | Index | Offset | hit/miss |
|-----|-----------------------|-------|--------|----------|
| 3   | 000000                | 01    | 1      | miss     |
| 180 | <del>1010</del> 10110 | 10    | 0      | miss     |
| 34  | 00100                 | 01    | 0      | miss     |
| 2   | 00000                 | 01    | 0      | hit      |
| 157 | 10011                 | 10    | 1      | miss     |
| 88  | 01011                 | 00    | 0      | miss     |
| 190 | 10111                 | 11    | 0      | miss     |
| 24  | 00011                 | 00    | 0      | miss     |
| 181 | 10110                 | 10    | 1      | hit      |
| 34  | 00100                 | 01    | 0      | hit      |
| 186 | 10111                 | 01    | 0      | miss     |
| 253 | 11111                 | 10    | 1      | miss     |

Cache Miss ratio = 9/12



2 blocks w/ 4 words blocks - 2 bit index 2 bit offset

|     | Tag   | index | offset | hit/miss |
|-----|-------|-------|--------|----------|
| 3   | 00000 | 0     | 11     | M        |
| 180 | 10110 | 1     | 00     | M        |
| 34  | 0010  | 0     | 10     | M        |
| 2   | 00000 | 0     | 010    | H        |
| 137 | 1011  | 1     | 01     | M        |
| 88  | 01011 | 0     | 00     | M        |
| 190 | 10111 | 1     | 010    | M        |
| 24  | 00011 | 0     | 00     | M        |
| 181 | 10110 | 1     | 01     | M        |
| 34  | 00100 | 0     | 10     | H        |
| 186 | 10111 | 0     | 10     | M        |
| 253 | 11111 | 1     | 01     | M        |

Cache miss rate =  $W/N$

Total Cycles for  $G_1 = (12 \times 2) + (12 \times 25) = 324$  cycles

Total Cycles for  $G_2 = (12 \times 3) + (9 \times 25) = 261$  cycles

Total Cycles for  $G_3 = (10 \times 5) + (10 \times 25) = 310$  cycles

Cache miss rate:  $G_1 = 100\%$

$G_2 = 75\%$

$G_3 = 82.23\%$

← Best intermediate miss rate

$G_2$  also uses least no. of clock cycles & is hence the best design.